

Click to view price, real time Inventory,  
Delivery & Lifecycle Information ;

**5CSXFC6D6F31I7N**

Intel

IC SOC CORTEX-A9 800MHZ 896FBGA

Any questions, please feel free to contact us.  
[info@kaimte.com](mailto:info@kaimte.com)

# Cyclone V Device Datasheet



[Online Version](#)



[Send Feedback](#)

**CV-51002**



# Contents

---

- Cyclone V Device Datasheet.....**
- Electrical Characteristics.....
  - Operating Conditions.....
- Switching Characteristics.....
  - Transceiver Performance Specifications.....
  - Core Performance Specifications.....
  - Periphery Performance.....
  - HPS Specifications.....
- Configuration Specifications.....
  - POR Specifications.....
  - FPGA JTAG Configuration Timing.....
  - FPP Configuration Timing.....
  - Active Serial (AS) Configuration Timing.....
  - DCLK Frequency Specification in the AS Configuration Scheme.....
  - Passive Serial (PS) Configuration Timing.....
  - Initialization.....
  - Configuration Files.....
  - Minimum Configuration Time Estimation.....
  - Remote System Upgrades.....
  - User Watchdog Internal Oscillator Frequency Specifications.....
- I/O Timing.....
  - Programmable IOE Delay.....
  - Programmable Output Buffer Delay.....
- Glossary.....
- Document Revision History for Cyclone V Device Datasheet.....



## Cyclone V Device Datasheet

This datasheet describes the electrical characteristics, switching characteristics, configuration specifications, and timing specifications for Cyclone® V devices.

Cyclone V devices are offered in commercial and industrial grades. Commercial devices are offered in the -C8 speed grades. Industrial grade devices are offered in the -I7 speed grade. Automotive devices are offered in the -A7 speed grade.

Cyclone V SoC devices are also offered in a low-power variant, as indicated by the L power option in the part number. These devices have 30% static power reduction for devices with 25K LE and 40K LE, and 20% static power reduction for devices with 85K LE and 110K LE. Note that the L power option devices are only available in -I7 speed grade equivalent operating conditions and timing specifications as the standard -I7 speed grade devices.

**Table 1. Low Power Variants**

Density	Ordering Part Number (OPN)	Speed Grade
25K LE	5CSEBA2U19I7LN	-I7
	5CSEBA2U23I7LN	
	5CSXFC2C6U23I7LN	
40K LE	5CSEBA4U19I7LN	-I7
	5CSEBA4U23I7LN	
	5CSXFC4C6U23I7LN	
85K LE	5CSEBA5U19I7LN	-I7
	5CSEBA5U23I7LN	
	5CSXC5C6U23I7LN	

Intel Corporation. All rights reserved. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Intel warrants the performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to modify specifications, products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information contained herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications and to rely on any published information and before placing orders for products or services.

\*Other names and brands may be claimed as the property of others.



Density	Ordering Part Number (OPN)	St
110K LE	5CSEBA6U19I7LN	
	5CSEBA6U23I7LN	
	5CSXFC6C6U23I7LN	

To estimate total power consumption for a low-power device, listed in [Table 1](#) on page 3:

1. Multiply the Total Static Power reported by the Early Power Estimator (EPE) by the appropriate scaling factor:
  - For 25K LE and 40K LE devices, use 0.7
  - For 85K LE and 110K LE devices, use 0.8
2. Add the result from Step 1 on page 4 to the Total Dynamic Power reported by the EPE.

#### Related Information

[Cyclone V Device Overview](#)

Provides more information about the densities and packages of devices in the Cyclone V family.

## Electrical Characteristics

The following sections describe the operating conditions and power consumption of Cyclone V devices.

### Operating Conditions

Cyclone V devices are rated according to a set of defined parameters. To maintain the highest possible reliability of the Cyclone V devices, you must consider the operating requirements described in this section.

### Absolute Maximum Ratings

This section defines the maximum operating conditions for Cyclone V devices. The values are based on testing conducted with the devices and theoretical modeling of breakdown and damage mechanisms.

The functional operation of the device is not implied for these conditions.

#### **Caution:**

Conditions outside the range listed in the following table may cause permanent damage to the device. Operation at the absolute maximum ratings for extended periods of time may have adverse effects on device performance.

**Table 2. Absolute Maximum Ratings for Cyclone V Devices**

Symbol	Description	Minimum	Maximum
V <sub>CC</sub>	Core voltage and periphery circuitry power supply	-0.5	
V <sub>CCPGM</sub>	Configuration pins power supply	-0.5	
V <sub>CC_AUX</sub>	Auxiliary supply	-0.5	
V <sub>CCBAT</sub>	Battery back-up power supply for design security volatile key register	-0.5	
V <sub>CCPD</sub>	I/O pre-driver power supply	-0.5	
V <sub>CCIO</sub>	I/O power supply	-0.5	
V <sub>CCA_FPLL</sub>	Phase-locked loop (PLL) analog power supply	-0.5	
V <sub>CCH_GXB</sub>	Transceiver high voltage power	-0.5	
V <sub>CCE_GXB</sub>	Transceiver power	-0.5	
V <sub>CCL_GXB</sub>	Transceiver clock network power	-0.5	
V <sub>I</sub>	DC input voltage	-0.5	
V <sub>CC_HPS</sub>	HPS core voltage and periphery circuitry power supply	-0.5	
V <sub>CCPD_HPS</sub>	HPS I/O pre-driver power supply	-0.5	
V <sub>CCIO_HPS</sub>	HPS I/O power supply	-0.5	
V <sub>CCRSTCLK_HPS</sub>	HPS reset and clock input pins power supply	-0.5	
V <sub>CCPLL_HPS</sub>	HPS PLL analog power supply	-0.5	
V <sub>CC_AUX_SHARED</sub> <sup>(1)</sup>	HPS auxiliary power supply	-0.5	
I <sub>OUT</sub>	DC output current per pin	-25	
T <sub>J</sub>	Operating junction temperature	-55	
T <sub>STG</sub>	Storage temperature (no bias)	-65	

<sup>(1)</sup> V<sub>CC\_AUX\_SHARED</sub> must be powered by the same source as V<sub>CC\_AUX</sub> for Cyclone V SX C5, C6, D5, and D6 devices and A6 devices.



## Maximum Allowed Overshoot and Undershoot Voltage

During transitions, input signals may overshoot to the voltage listed in the following table and undershoot to the voltage listed in the following table and undershoot currents less than 100 mA and periods shorter than 20 ns.

The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. The maximum allowed overshoot duration is equivalent to 100% duty cycle.

For example, a signal that overshoots to 4.00 V can only be at 4.00 V for ~15% over the lifetime of the device. For a lifetime of 10 years, this amounts to 1.5 years.

**Table 3. Maximum Allowed Overshoot During Transitions for Cyclone V Devices**


This table lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device high time.

Symbol	Description	Condition (V)	Overshoot Duration as % of High Time
Vi (AC)	AC input voltage	3.8	100
		3.85	68
		3.9	45
		3.95	28
		4	15
		4.05	13
		4.1	11
		4.15	9
		4.2	8
		4.25	7
		4.3	5.4
		4.35	3.2
		4.4	1.9
4.45	1.1		

Symbol	Description	Condition (V)	Overshoot Duration as % of High Time
		4.5	0.6
		4.55	0.4
		4.6	0.2

For an overshoot of 3.8 V, the percentage of high time for the overshoot can be as high as 100% of the high time. Percentage of high time is calculated as  $(\Delta T)/T \times 100$ . This 10-year period assumes that the device is used with 100% I/O toggle rate and 50% duty cycle signal.

**Figure 1. Cyclone V Devices Overshoot Duration**



### Recommended Operating Conditions

This section lists the functional operation limits for the AC and DC parameters for Cyclone V devices.





## Recommended Operating Conditions

**Table 4. Recommended Operating Conditions for Cyclone V Devices**

This table lists the steady-state voltage values expected from Cyclone V devices. Power supply ramps must all be strictly monotonic.

Symbol	Description	Condition	Minimum <sup>(2)</sup>	Typical
V <sub>CC</sub>	Core voltage, periphery circuitry power supply, transceiver physical coding sublayer (PCS) power supply, and transceiver PCI Express* (PCIe*) hard IP digital power supply	Devices without internal scrubbing feature	1.07	1.1
		Devices with internal scrubbing feature (with SC suffix) <sup>(3)</sup>	1.12	1.15
V <sub>CC_AUX</sub>	Auxiliary supply	—	2.375	2.5
V <sub>CCPD</sub> <sup>(4)</sup>	I/O pre-driver power supply	3.3 V	3.135	3.3
		3.0 V	2.85	3.0
		2.5 V	2.375	2.5
V <sub>CCIO</sub>	I/O buffers power supply	3.3 V	3.135	3.3
		3.0 V	2.85	3.0
		2.5 V	2.375	2.5
		1.8 V	1.71	1.8
		1.5 V	1.425	1.5
		1.35 V	1.283	1.35
		1.25 V	1.19	1.25
		1.2 V	1.14	1.2

<sup>(2)</sup> The power supply value describes the budget for the DC (static) power supply tolerance and does not include dynamic requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

<sup>(3)</sup> The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in device availability and ordering, contact your local Intel sales representatives.

<sup>(4)</sup> V<sub>CCPD</sub> must be 2.5 V when V<sub>CCIO</sub> is 2.5, 1.8, 1.5, 1.35, 1.25, or 1.2 V. V<sub>CCPD</sub> must be 3.0 V when V<sub>CCIO</sub> is 3.0 V when V<sub>CCIO</sub> is 3.3 V.

Symbol	Description	Condition	Minimum <sup>(2)</sup>	Typical
V <sub>CCPGM</sub>	Configuration pins power supply	3.3 V	3.135	3.3
		3.0 V	2.85	3.0
		2.5 V	2.375	2.5
		1.8 V	1.71	1.8
V <sub>CCA_FPLL</sub> <sup>(5)</sup>	PLL analog voltage regulator power supply	—	2.375	2.5
V <sub>CCBAT</sub> <sup>(6)</sup>	Battery back-up power supply (For design security volatile key register)	—	1.2	—
V <sub>I</sub>	DC input voltage	—	-0.5	—
V <sub>O</sub>	Output voltage	—	0	—
T <sub>J</sub>	Operating junction temperature	Commercial	0	—
		Industrial	-40	—
		Automotive	-40	—
t <sub>RAMP</sub> <sup>(7)</sup>	Power supply ramp time	Standard POR	200µs	—
		Fast POR	200µs	—

(2) The power supply value describes the budget for the DC (static) power supply tolerance and does not include dynamic requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

(5) PLL digital voltage is regulated from V<sub>CCA\_FPLL</sub>.

(6) If you do not use the design security feature in Cyclone V devices, connect V<sub>CCBAT</sub> to a 1.5-V, 2.5-V, or 3.0-V power-on reset (POR) circuitry monitors V<sub>CCBAT</sub>. Cyclone V devices do not exit POR if V<sub>CCBAT</sub> is not powered.

(7) This is also applicable to HPS power supply. For HPS power supply, refer to t<sub>RAMP</sub> specifications for standard POR when HPS\_PORSEL = 0 and t<sub>RAMP</sub> specifications for fast POR when HPS\_PORSEL = 1.





## Transceiver Power Supply Operating Conditions

**Table 5. Transceiver Power Supply Operating Conditions for Cyclone V GX, GT, SX, and ST Devices**

Symbol	Description	Minimum <sup>(8)</sup>	Typical	Maximum
V <sub>CCH_GXBL</sub>	Transceiver high voltage power (left side)	2.375	2.5	2.5
V <sub>CCE_GXBL</sub> <sup>(9)(10)</sup>	Transmitter and receiver power (left side)	1.07/1.17	1.1/1.2	1.1/1.2
V <sub>CCL_GXBL</sub> <sup>(9)(10)</sup>	Clock network power (left side)	1.07/1.17	1.1/1.2	1.1/1.2

### Related Information

- [PCIe Supported Configurations and Placement Guidelines](#)  
Provides more information about the maximum full duplex channels recommended in Cyclone V devices which require full compliance to the PCIe Gen2 transmit jitter specification.
- [6.144-Gbps Support Capability in Cyclone V GT Devices](#)  
Provides more information about the maximum full duplex channels recommended in Cyclone V GT devices for CPRI 6.144 Gbps.

<sup>(8)</sup> The power supply value describes the budget for the DC (static) power supply tolerance and does not include dynamic requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

<sup>(9)</sup> Intel recommends increasing the V<sub>CCE\_GXBL</sub> and V<sub>CCL\_GXBL</sub> typical value from 1.1 V to 1.2 V for Cyclone V GT and ST devices which require full compliance to the PCIe Gen2 transmit jitter specification. For more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices under this condition, refer to the *Transceiver Protocol Configurations in Cyclone V Devices* chapter.

<sup>(10)</sup> Intel recommends increasing the V<sub>CCE\_GXBL</sub> and V<sub>CCL\_GXBL</sub> typical value from 1.1 V to 1.2 V for full compliance to the PCIe Gen2 transmit jitter specification at 4.9152 Gbps (Cyclone V GT and ST devices) and 6.144 Gbps (Cyclone V GT and ST devices) for CPRI. For more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices for CPRI 6.144 Gbps, refer to the *Transceiver Protocol Configurations in Cyclone V Devices* chapter.

## HPS Power Supply Operating Conditions

**Table 6. HPS Power Supply Operating Conditions for Cyclone V SX and ST Devices**

This table lists the steady-state voltage and current values expected from Cyclone V system-on-a-chip (SoC) devices with Arm® (HPS). Power supply ramps must all be strictly monotonic, without plateaus. Refer to the *Recommended Operating Conditions* for steady-state voltage values expected from the FPGA portion of the Cyclone V SoC devices.

Symbol	Description	Condition	Minimum <sup>(11)</sup>	Typical
V <sub>CC_HPS</sub>	HPS core voltage and periphery circuitry power supply	—	1.07	1.1
V <sub>CCPD_HPS</sub> <sup>(12)</sup>	HPS I/O pre-driver power supply	3.3 V	3.135	3.3
		3.0 V	2.85	3.0
		2.5 V	2.375	2.5
V <sub>CCIO_HPS</sub>	HPS I/O buffers power supply	3.3 V	3.135	3.3
		3.0 V	2.85	3.0
		2.5 V	2.375	2.5
		1.8 V	1.71	1.8
		1.5 V	1.425	1.5
		1.35 V <sup>(13)</sup>	1.283	1.35
		1.2 V	1.14	1.2
V <sub>CCRSTCLK_HPS</sub>	HPS reset and clock input pins power supply	3.3 V	3.135	3.3
		3.0 V	2.85	3.0
		2.5 V	2.375	2.5

(11) The power supply value describes the budget for the DC (static) power supply tolerance and does not include dynamic requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

(12) V<sub>CCPD\_HPS</sub> must be 2.5 V when V<sub>CCIO\_HPS</sub> is 2.5, 1.8, 1.5, or 1.2 V. V<sub>CCPD\_HPS</sub> must be 3.0 V when V<sub>CCIO\_HPS</sub> is 3.3 V when V<sub>CCIO\_HPS</sub> is 3.3 V.

(13) V<sub>CCIO\_HPS</sub> 1.35 V is supported for HPS row I/O bank only.



Symbol	Description	Condition	Minimum <sup>(11)</sup>	Typical
		1.8 V	1.71	1.8
V <sub>CCPLL_HPS</sub>	HPS PLL analog voltage regulator power supply	—	2.375	2.5
V <sub>CC_AUX_SHARED</sub> <sup>(14)</sup>	HPS auxiliary power supply	—	2.375	2.5

### Related Information

[Recommended Operating Conditions](#) on page 8

Provides the steady-state voltage values for the FPGA portion of the device.

## DC Characteristics

### Supply Current and Power Consumption

Intel offers two ways to estimate power for your design—the Excel-based Early Power Estimator (EPE) and the Quartus<sup>®</sup> Prime Power Analyzer feature.

Use the Excel-based EPE before you start your design to estimate the supply current for your design. It provides a magnitude estimate of the device power because these currents vary greatly with the resources you use.

The Intel Quartus Prime Power Analyzer provides better quality estimates based on the specifics of the design after complete place-and-route. The Power Analyzer can apply a combination of user-entered, simulation-based, and signal activities that, when combined with detailed circuit models, yields very accurate power estimates.

### Related Information

- [Early Power Estimator User Guide](#)  
Provides more information about power estimation tools.
- [Power Analysis chapter, Intel Quartus Prime Handbook](#)  
Provides more information about power estimation tools.

<sup>(11)</sup> The power supply value describes the budget for the DC (static) power supply tolerance and does not include dynamic requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

<sup>(14)</sup> V<sub>CC\_AUX\_SHARED</sub> must be powered by the same source as V<sub>CC\_AUX</sub> for Cyclone V SX C5, C6, D5, and D6 devices and A6 devices.

## I/O Pin Leakage Current

**Table 7. I/O Pin Leakage Current for Cyclone V Devices**

Symbol	Description	Condition	Min	Typ
$I_I$	Input pin	$V_I = 0\text{ V to }V_{CCIO\text{MAX}}$	-30	—
$I_{OZ}$	Tri-stated I/O pin	$V_O = 0\text{ V to }V_{CCIO\text{MAX}}$	-30	—

## Bus Hold Specifications

**Table 8. Bus Hold Parameters for Cyclone V Devices**

The bus-hold trip points are based on calculated input voltages from the JEDEC\* standard.

Parameter	Symbol	Condition	$V_{CCIO}$ (V)									
			1.2		1.5		1.8		2.5		3.0	
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
Bus-hold, low, sustaining current	$I_{SUSL}$	$V_{IN} > V_{IL}$ (max)	8	—	12	—	30	—	50	—	70	—
Bus-hold, high, sustaining current	$I_{SUSH}$	$V_{IN} < V_{IH}$ (min)	-8	—	-12	—	-30	—	-50	—	-70	—
Bus-hold, low, overdrive current	$I_{ODL}$	$0\text{ V} < V_{IN} < V_{CCIO}$	—	125	—	175	—	200	—	300	—	—
Bus-hold, high, overdrive current	$I_{ODH}$	$0\text{ V} < V_{IN} < V_{CCIO}$	—	-125	—	-175	—	-200	—	-300	—	—
Bus-hold trip point	$V_{TRIP}$	—	0.3	0.9	0.375	1.125	0.68	1.07	0.7	1.7	0.8	—

## OCT Calibration Accuracy Specifications

If you enable on-chip termination (OCT) calibration, calibration is automatically performed at power-up of the calibration block.





**Table 9. OCT Calibration Accuracy Specifications for Cyclone V Devices**

Calibration accuracy for the calibrated on-chip series termination ( $R_S$  OCT) and on-chip parallel termination ( $R_T$  OCT) are applicable. When process, voltage, and temperature (PVT) conditions change after calibration, the tolerance may change.

Symbol	Description	Condition (V)	Calibration Accuracy	
			-C6	-I7, -C7
25- $\Omega$ $R_S$	Internal series termination with calibration (25- $\Omega$ setting)	$V_{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2$	$\pm 15$	$\pm 15$
50- $\Omega$ $R_S$	Internal series termination with calibration (50- $\Omega$ setting)	$V_{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2$	$\pm 15$	$\pm 15$
34- $\Omega$ and 40- $\Omega$ $R_S$	Internal series termination with calibration (34- $\Omega$ and 40- $\Omega$ setting)	$V_{CCIO} = 1.5, 1.35, 1.25, 1.2$	$\pm 15$	$\pm 15$
48- $\Omega$ , 60- $\Omega$ , and 80- $\Omega$ $R_S$	Internal series termination with calibration (48- $\Omega$ , 60- $\Omega$ , and 80- $\Omega$ setting)	$V_{CCIO} = 1.2$	$\pm 15$	$\pm 15$
50- $\Omega$ $R_T$	Internal parallel termination with calibration (50- $\Omega$ setting)	$V_{CCIO} = 2.5, 1.8, 1.5, 1.2$	-10 to +40	-10 to +40
20- $\Omega$ , 30- $\Omega$ , 40- $\Omega$ , 60- $\Omega$ , and 120- $\Omega$ $R_T$	Internal parallel termination with calibration (20- $\Omega$ , 30- $\Omega$ , 40- $\Omega$ , 60- $\Omega$ , and 120- $\Omega$ setting)	$V_{CCIO} = 1.5, 1.35, 1.25$	-10 to +40	-10 to +40
60- $\Omega$ and 120- $\Omega$ $R_T$	Internal parallel termination with calibration (60- $\Omega$ and 120- $\Omega$ setting)	$V_{CCIO} = 1.2$	-10 to +40	-10 to +40
25- $\Omega$ $R_{S\_left\_shift}$	Internal left shift series termination with calibration (25- $\Omega$ $R_{S\_left\_shift}$ setting)	$V_{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2$	$\pm 15$	$\pm 15$

## OCT Without Calibration Resistance Tolerance Specifications

**Table 10. OCT Without Calibration Resistance Tolerance Specifications for Cyclone V Devices**

This table lists the Cyclone V OCT without calibration resistance tolerance to PVT changes.

Symbol	Description	Condition (V)	Resistance Tolerance	
			-C6	-I7, -C7
25-Ω R <sub>S</sub>	Internal series termination without calibration (25-Ω setting)	V <sub>CCIO</sub> = 3.0, 2.5	±30	±40
25-Ω R <sub>S</sub>	Internal series termination without calibration (25-Ω setting)	V <sub>CCIO</sub> = 1.8, 1.5	±30	±40
25-Ω R <sub>S</sub>	Internal series termination without calibration (25-Ω setting)	V <sub>CCIO</sub> = 1.2	±35	±50
50-Ω R <sub>S</sub>	Internal series termination without calibration (50-Ω setting)	V <sub>CCIO</sub> = 3.0, 2.5	±30	±40
50-Ω R <sub>S</sub>	Internal series termination without calibration (50-Ω setting)	V <sub>CCIO</sub> = 1.8, 1.5	±30	±40
50-Ω R <sub>S</sub>	Internal series termination without calibration (50-Ω setting)	V <sub>CCIO</sub> = 1.2	±35	±50
100-Ω R <sub>D</sub>	Internal differential termination (100-Ω setting)	V <sub>CCIO</sub> = 2.5	±25	±40

**Figure 2. Equation for OCT Variation Without Recalibration**

$$R_{OCT} = R_{SCAL} \left( 1 + \left\langle \frac{dR}{dT} \times \Delta T \right\rangle \pm \left\langle \frac{dR}{dV} \times \Delta V \right\rangle \right)$$

The definitions for the equation are as follows:

- The R<sub>OCT</sub> value calculated shows the range of OCT resistance with the variation of temperature
- R<sub>SCAL</sub> is the OCT resistance value at power-up.
- ΔT is the variation of temperature with respect to the temperature at power up.





- $\Delta V$  is the variation of voltage with respect to the  $V_{CCIO}$  at power up.
- $dR/dT$  is the percentage change of  $R_{SCAL}$  with temperature.
- $dR/dV$  is the percentage change of  $R_{SCAL}$  with voltage.

### OCT Variation after Power-Up Calibration

**Table 11. OCT Variation after Power-Up Calibration for Cyclone V Devices**

This table lists OCT variation with temperature and voltage after power-up calibration. The OCT variation is valid for a  $V_{CCIO}$  range of 0°C to 85°C.

Symbol	Description	$V_{CCIO}$ (V)	Value
dR/dV	OCT variation with voltage without recalibration	3.0	0.100
		2.5	0.100
		1.8	0.100
		1.5	0.100
		1.35	0.150
		1.25	0.150
		1.2	0.150
dR/dT	OCT variation with temperature without recalibration	3.0	0.189
		2.5	0.208
		1.8	0.266
		1.5	0.273
		1.35	0.200
		1.25	0.200
		1.2	0.317

## Pin Capacitance

**Table 12. Pin Capacitance for Cyclone V Devices**

Symbol	Description	Maximum
C <sub>IOTB</sub>	Input capacitance on top and bottom I/O pins	6
C <sub>IOLR</sub>	Input capacitance on left and right I/O pins	6
C <sub>OUTFB</sub>	Input capacitance on dual-purpose clock output and feedback pins	6

## Hot Socketing

**Table 13. Hot Socketing Specifications for Cyclone V Devices**

Symbol	Description	Maximum
I <sub>IOPIN</sub> (DC)	DC current per I/O pin	300
I <sub>IOPIN</sub> (AC)	AC current per I/O pin	8 <sup>(15)</sup>
I <sub>XCVR-TX</sub> (DC)	DC current per transceiver transmitter (TX) pin	100
I <sub>XCVR-RX</sub> (DC)	DC current per transceiver receiver (RX) pin	50

## Internal Weak Pull-Up Resistor

All I/O pins, except configuration, test, and JTAG pins, have an option to enable weak pull-up.

---

<sup>(15)</sup> The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns,  $|I_{IOPIN}| = C \, dv/dt$ , in which C is the I/O pin capacitance and dv/dt is the slew rate.



**Table 14. Internal Weak Pull-Up Resistor Values for Cyclone V Devices**

Symbol	Description	Condition (V) <sup>(16)</sup>	V
R <sub>PU</sub>	Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if you have enabled the programmable pull-up resistor option.	V <sub>CCIO</sub> = 3.3 ±5%	
		V <sub>CCIO</sub> = 3.0 ±5%	
		V <sub>CCIO</sub> = 2.5 ±5%	
		V <sub>CCIO</sub> = 1.8 ±5%	
		V <sub>CCIO</sub> = 1.5 ±5%	
		V <sub>CCIO</sub> = 1.35 ±5%	
		V <sub>CCIO</sub> = 1.25 ±5%	
		V <sub>CCIO</sub> = 1.2 ±5%	

**Related Information**

[Cyclone V Device Family Pin Connection Guidelines](#)

Provides more information about the pins that support internal weak pull-up and internal weak pu

**I/O Standard Specifications**

Tables in this section list the input voltage (V<sub>IH</sub> and V<sub>IL</sub>), output voltage (V<sub>OH</sub> and V<sub>OL</sub>), and current d and I<sub>OL</sub>) for various I/O standards supported by Cyclone V devices.

You must perform timing closure analysis to determine the maximum achievable frequency for gener

---

(16) Pin pull-up resistance values may be lower if an external source drives the pin higher than V<sub>CCIO</sub>.

(17) Valid with ±10% tolerances to cover changes over PVT.

## Single-Ended I/O Standards

**Table 15. Single-Ended I/O Standards for Cyclone V Devices**

I/O Standard	V <sub>CCIO</sub> (V)			V <sub>IL</sub> (V)		V <sub>IH</sub> (V)		V <sub>OL</sub> (V)	V <sub>OH</sub> (V)
	Min	Typ	Max	Min	Max	Min	Max	Max	Max
3.3-V LVTTTL	3.135	3.3	3.465	-0.3	0.8	1.7	3.6	0.45	3.6
3.3-V LVCMOS	3.135	3.3	3.465	-0.3	0.8	1.7	3.6	0.2	V <sub>CCIO</sub>
3.0-V LVTTTL	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.4	3.6
3.0-V LVCMOS	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.2	V <sub>CCIO</sub>
3.0-V PCI*	2.85	3	3.15	—	0.3 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.1 × V <sub>CCIO</sub>	0.9 × V <sub>CCIO</sub>
3.0-V PCI-X	2.85	3	3.15	—	0.35 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.1 × V <sub>CCIO</sub>	0.9 × V <sub>CCIO</sub>
2.5 V	2.375	2.5	2.625	-0.3	0.7	1.7	3.6	0.4	3.6
1.8 V	1.71	1.8	1.89	-0.3	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.45	V <sub>CCIO</sub>
1.5 V	1.425	1.5	1.575	-0.3	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.25 × V <sub>CCIO</sub>	0.7 × V <sub>CCIO</sub>
1.2 V	1.14	1.2	1.26	-0.3	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.25 × V <sub>CCIO</sub>	0.7 × V <sub>CCIO</sub>

## Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications

**Table 16. Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for Cyclone V Devices**

I/O Standard	V <sub>CCIO</sub> (V)			V <sub>REF</sub> (V)			V <sub>OL</sub> (V)	V <sub>OH</sub> (V)
	Min	Typ	Max	Min	Typ	Max	Min	Max
SSTL-2 Class I, II	2.375	2.5	2.625	0.49 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.51 × V <sub>CCIO</sub>	V <sub>REF</sub> - 0.04	V <sub>CCIO</sub>
SSTL-18 Class I, II	1.71	1.8	1.89	0.833	0.9	0.969	V <sub>REF</sub> - 0.04	V <sub>CCIO</sub>

- (18) To meet the I<sub>OL</sub> and I<sub>OH</sub> specifications, you must set the current strength settings accordingly. For example, specification (4 mA), you should set the current strength settings to 4 mA. Setting at lower current strength settings will affect the I<sub>OL</sub> and I<sub>OH</sub> specifications in the datasheet.



I/O Standard	V <sub>CCIO</sub> (V)			V <sub>REF</sub> (V)			Min	Max
	Min	Typ	Max	Min	Typ	Max		
SSTL-15 Class I, II	1.425	1.5	1.575	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	$0.49 \times V_{CCIO}$	0.575
SSTL-135 Class I, II	1.283	1.35	1.418	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	$0.49 \times V_{CCIO}$	0.575
SSTL-125 Class I, II	1.19	1.25	1.26	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	$0.49 \times V_{CCIO}$	0.575
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	—	1.95
HSTL-15 Class I, II	1.425	1.5	1.575	0.68	0.75	0.9	—	1.95
HSTL-12 Class I, II	1.14	1.2	1.26	$0.47 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.53 \times V_{CCIO}$	—	1.95
HSUL-12	1.14	1.2	1.3	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	—	1.95

### Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications

**Table 17. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Cyclone V Devices**

I/O Standard	V <sub>IL(DC)</sub> (V)		V <sub>IH(DC)</sub> (V)		V <sub>IL(AC)</sub> (V)	V <sub>IH(AC)</sub> (V)	V <sub>OL</sub> (V)	V <sub>OH</sub> (V)
	Min	Max	Min	Max	Max	Min	Max	Min
SSTL-2 Class I	-0.3	V <sub>REF</sub> - 0.15	V <sub>REF</sub> + 0.15	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.31	V <sub>REF</sub> + 0.31	V <sub>TT</sub> - 0.608	V <sub>TT</sub> + 0.31
SSTL-2 Class II	-0.3	V <sub>REF</sub> - 0.15	V <sub>REF</sub> + 0.15	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.31	V <sub>REF</sub> + 0.31	V <sub>TT</sub> - 0.81	V <sub>TT</sub> + 0.31
SSTL-18 Class I	-0.3	V <sub>REF</sub> - 0.125	V <sub>REF</sub> + 0.125	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.25	V <sub>REF</sub> + 0.25	V <sub>TT</sub> - 0.603	V <sub>TT</sub> + 0.25
SSTL-18 Class II	-0.3	V <sub>REF</sub> - 0.125	V <sub>REF</sub> + 0.125	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.25	V <sub>REF</sub> + 0.25	0.28	V <sub>CCIO</sub> - 0.25

(19) To meet the I<sub>OL</sub> and I<sub>OH</sub> specifications, you must set the current strength settings accordingly. For example, to meet the I<sub>OL</sub> specification (8 mA), you should set the current strength settings to 8 mA. Setting at lower current strength settings may not meet the I<sub>OL</sub> and I<sub>OH</sub> specifications in the datasheet.

I/O Standard	$V_{IL(DC)}$ (V)		$V_{IH(DC)}$ (V)		$V_{IL(AC)}$ (V)	$V_{IH(AC)}$ (V)	$V_{OL}$ (V)		$V_{OH}$ (V)
	Min	Max	Min	Max	Max	Min	Max		
SSTL-15 Class I	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	$V_{REF} - 0.175$	$V_{REF} + 0.175$	$0.2 \times V_{CCIO}$		0.8
SSTL-15 Class II	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	$V_{REF} - 0.175$	$V_{REF} + 0.175$	$0.2 \times V_{CCIO}$		0.8
SSTL-135	—	$V_{REF} - 0.09$	$V_{REF} + 0.09$	—	$V_{REF} - 0.16$	$V_{REF} + 0.16$	$0.2 \times V_{CCIO}$		0.8
SSTL-125	—	$V_{REF} - 0.85$	$V_{REF} + 0.85$	—	$V_{REF} - 0.15$	$V_{REF} + 0.15$	$0.2 \times V_{CCIO}$		0.8
HSTL-18 Class I	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	$V_{REF} - 0.2$	$V_{REF} + 0.2$	0.4		$V_{CCIO}$
HSTL-18 Class II	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	$V_{REF} - 0.2$	$V_{REF} + 0.2$	0.4		$V_{CCIO}$
HSTL-15 Class I	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	$V_{REF} - 0.2$	$V_{REF} + 0.2$	0.4		$V_{CCIO}$
HSTL-15 Class II	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	$V_{REF} - 0.2$	$V_{REF} + 0.2$	0.4		$V_{CCIO}$
HSTL-12 Class I	-0.15	$V_{REF} - 0.08$	$V_{REF} + 0.08$	$V_{CCIO} + 0.15$	$V_{REF} - 0.15$	$V_{REF} + 0.15$	$0.25 \times V_{CCIO}$		0.75
HSTL-12 Class II	-0.15	$V_{REF} - 0.08$	$V_{REF} + 0.08$	$V_{CCIO} + 0.15$	$V_{REF} - 0.15$	$V_{REF} + 0.15$	$0.25 \times V_{CCIO}$		0.75
HSUL-12	—	$V_{REF} - 0.13$	$V_{REF} + 0.13$	—	$V_{REF} - 0.22$	$V_{REF} + 0.22$	$0.1 \times V_{CCIO}$		0.9

(19) To meet the  $I_{OL}$  and  $I_{OH}$  specifications, you must set the current strength settings accordingly. For example, specification (8 mA), you should set the current strength settings to 8 mA. Setting at lower current strength and  $I_{OH}$  specifications in the datasheet.





## Differential SSTL I/O Standards

**Table 18. Differential SSTL I/O Standards for Cyclone V Devices**

I/O Standard	V <sub>CCIO</sub> (V)			V <sub>SWING(DC)</sub> (V)		V <sub>X(AC)</sub> (V)		
	Min	Typ	Max	Min	Max	Min	Typ	Max
SSTL-2 Class I, II	2.375	2.5	2.625	0.3	V <sub>CCIO</sub> + 0.6	V <sub>CCIO</sub> /2 - 0.2	—	V <sub>CCIO</sub> /2 + 0.2
SSTL-18 Class I, II	1.71	1.8	1.89	0.25	V <sub>CCIO</sub> + 0.6	V <sub>CCIO</sub> /2 - 0.175	—	V <sub>CCIO</sub> /2 + 0.175
SSTL-15 Class I, II	1.425	1.5	1.575	0.2	<sup>(20)</sup>	V <sub>CCIO</sub> /2 - 0.15	—	V <sub>CCIO</sub> /2 + 0.15
SSTL-135	1.283	1.35	1.45	0.18	<sup>(20)</sup>	V <sub>CCIO</sub> /2 - 0.15	V <sub>CCIO</sub> /2	V <sub>CCIO</sub> /2 + 0.15
SSTL-125	1.19	1.25	1.31	0.18	<sup>(20)</sup>	V <sub>CCIO</sub> /2 - 0.15	V <sub>CCIO</sub> /2	V <sub>CCIO</sub> /2 + 0.15

## Differential HSTL and HSUL I/O Standards

**Table 19. Differential HSTL and HSUL I/O Standards for Cyclone V Devices**

I/O Standard	V <sub>CCIO</sub> (V)			V <sub>DIF(DC)</sub> (V)		V <sub>X(AC)</sub> (V)			V <sub>CM(DC)</sub> (V)	
	Min	Typ	Max	Min	Max	Min	Typ	Max	Min	Typ
HSTL-18 Class I, II	1.71	1.8	1.89	0.2	—	0.78	—	1.12	0.78	—
HSTL-15 Class I, II	1.425	1.5	1.575	0.2	—	0.68	—	0.9	0.68	—
HSTL-12 Class I, II	1.14	1.2	1.26	0.16	V <sub>CCIO</sub> + 0.3	—	0.5 × V <sub>CCIO</sub>	—	0.4 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>
HSUL-12	1.14	1.2	1.3	0.26	0.26	0.5 × V <sub>CCIO</sub> - 0.12	0.5 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub> + 0.12	0.4 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>

<sup>(20)</sup> The maximum value for V<sub>SWING(DC)</sub> is not defined. However, each single-ended signal needs to be within the rail limits (V<sub>IH(DC)</sub> and V<sub>IL(DC)</sub>).

## Differential I/O Standard Specifications

**Table 20. Differential I/O Standard Specifications for Cyclone V Devices**

Differential inputs are powered by  $V_{CCPD}$  which requires 2.5 V.

I/O Standard	$V_{CCIO}$ (V)			$V_{ID}$ (mV) <sup>(21)</sup>			$V_{ICM(DC)}$ (V)			$V_{OD}$ (V) <sup>(22)</sup>			
	Min	Typ	Max	Min	Condition	Max	Min	Condition	Max	Min	Typ	Max	
PCML	Transmitter, receiver, and input reference clock pins of high-speed transceivers use the PCML I/O standard. For transmitter I/O pin specifications, refer to <i>Transceiver Specifications for Cyclone V GX, GT, SX, and ST Devices</i> .												
2.5 V LVDS <sup>(24)</sup>	2.375	2.5	2.625	100	$V_{CM} = 1.25$ V	—	0.05	$D_{MAX} \leq 700$ Mbps	1.80	0.247	—	0	
							1.05	$D_{MAX} > 700$ Mbps	1.55				
BLVDS <sup>(25)(26)</sup>	2.375	2.5	2.625	100	—	—	—	—	—	—	—	—	0
RSDS (HIO) <sup>(27)</sup>	2.375	2.5	2.625	100	$V_{CM} = 1.25$ V	—	0.25	—	1.45	0.1	0.2	0	
Mini-LVDS (HIO) <sup>(28)</sup>	2.375	2.5	2.625	200	—	600	0.300	—	1.425	0.25	—	0	

(21) The minimum  $V_{ID}$  value is applicable over the entire common mode range,  $V_{CM}$ .

(22)  $R_L$  range:  $90 \leq R_L \leq 110 \Omega$ .

(23) This applies to default pre-emphasis setting only.

(24) For optimized LVDS receiver performance, the receiver voltage input range must be within 1.0 V to 1.6 V for data rate above 700 Mbps and 0.00 V to 1.85 V for data rate below 700 Mbps.

(25) There are no fixed  $V_{ICM}$ ,  $V_{OD}$ , and  $V_{OCM}$  specifications for BLVDS. They depend on the system topology.

(26) For more information about BLVDS interface support in Intel devices, refer to *AN522: Implementing Bus LVDS in Intel Device Families*.

(27) For optimized RSDS receiver performance, the receiver voltage input range must be within 0.25 V to 1.45 V.

(28) For optimized mini-LVDS receiver performance, the receiver voltage input range must be within 0.300 V to 1.425 V.





I/O Standard	V <sub>CCIO</sub> (V)			V <sub>ID</sub> (mV) <sup>(21)</sup>			V <sub>ICM(DC)</sub> (V)			V <sub>OD</sub> (V) <sup>(22)</sup>		
	Min	Typ	Max	Min	Condition	Max	Min	Condition	Max	Min	Typ	Max
LVPECL <sup>(29)</sup>	—	—	—	300	—	—	0.60	D <sub>MAX</sub> ≤ 700 Mbps	1.80	—	—	—
							1.00	D <sub>MAX</sub> > 700 Mbps	1.60			
SLVS	2.375	2.5	2.625	100	V <sub>CM</sub> = 1.25 V	—	0.05	—	1.80	—	—	—
Sub-LVDS	2.375	2.5	2.625	100	V <sub>CM</sub> = 1.25 V	—	0.05	—	1.80	—	—	—
HiSpi	2.375	2.5	2.625	100	V <sub>CM</sub> = 1.25 V	—	0.05	—	1.80	—	—	—

### Related Information

- [AN522: Implementing Bus LVDS Interface in Supported Intel Device Families](#)  
Provides more information about BLVDS interface support in Intel devices.
- [Transceiver Specifications for Cyclone V GX, GT, SX, and ST Devices](#) on page 25  
Provides the specifications for transmitter, receiver, and reference clock I/O pin.

## Switching Characteristics

This section provides performance characteristics of Cyclone V core and periphery blocks.

<sup>(21)</sup> The minimum V<sub>ID</sub> value is applicable over the entire common mode range, V<sub>CM</sub>.

<sup>(22)</sup> R<sub>L</sub> range: 90 ≤ R<sub>L</sub> ≤ 110 Ω.

<sup>(23)</sup> This applies to default pre-emphasis setting only.

<sup>(29)</sup> For optimized LVPECL receiver performance, the receiver voltage input range must be within 0.85 V to 1.75 V Mbps and 0.45 V to 1.95 V for data rate below 700 Mbps.

## Transceiver Performance Specifications

### Transceiver Specifications for Cyclone V GX, GT, SX, and ST Devices

**Table 21. Reference Clock Specifications for Cyclone V GX, GT, SX, and ST Devices**

Symbol/Description	Condition	Transceiver Speed Grade 5 <sup>(30)</sup>			Transceiver Speed Grade 6			Transceiver
		Min	Typ	Max	Min	Typ	Max	Min
Supported I/O standards		1.2 V PCML, 1.5 V PCML, 2.5 V PCML, Differential LVPECL <sup>(31)</sup> , HCSL, and LVDS						
Input frequency from REFCLK input pins <sup>(32)</sup>	—	27	—	550	27	—	550	27
Rise time	Measure at ±60 mV of differential signal <sup>(33)</sup>	—	—	400	—	—	400	—
Fall time	Measure at ±60 mV of differential signal <sup>(33)</sup>	—	—	400	—	—	400	—
Duty cycle	—	45	—	55	45	—	55	45
Peak-to-peak differential input voltage	—	200	—	2000	200	—	2000	200
Spread-spectrum modulating clock frequency	PCIe	30	—	33	30	—	33	30
Spread-spectrum downspread	PCIe	—	0 to -0.5%	—	—	0 to -0.5%	—	—
On-chip termination resistors	—	—	100	—	—	100	—	—

(30) Transceiver Speed Grade 5 covers specifications for Cyclone V GT and ST devices.

(31) Differential LVPECL signal levels must comply to the minimum and maximum peak-to-peak differential input table.

(32) The reference clock frequency must be  $\geq 307.2$  MHz to be fully compliance to CPRI transmit jitter specification. For more information about CPRI 6.144 Gbps, refer to the *Transceiver Protocol Configurations in Cyclone V Device Datasheet*.

(33) REFCLK performance requires to meet transmitter REFCLK phase noise specification.



Symbol/Description	Condition	Transceiver Speed Grade 5 <sup>(30)</sup>			Transceiver Speed Grade 6			Transceiver	
		Min	Typ	Max	Min	Typ	Max	Min	
V <sub>ICM</sub> (AC coupled)	—	V <sub>CCE_GXBL</sub> supply <sup>(34)(35)</sup>			V <sub>CCE_GXBL</sub> supply			V <sub>CCE_</sub>	
V <sub>ICM</sub> (DC coupled)	HCSL I/O standard for the PCIe reference clock	250	—	550	250	—	550	250	
Transmitter REFCLK phase noise <sup>(36)</sup>	10 Hz	—	—	-50	—	—	-50	—	
	100 Hz	—	—	-80	—	—	-80	—	
	1 KHz	—	—	-110	—	—	-110	—	
	10 KHz	—	—	-120	—	—	-120	—	
	100 KHz	—	—	-120	—	—	-120	—	
	≥1 MHz	—	—	-130	—	—	-130	—	
R <sub>REF</sub>	—	—	2000 ±1%	—	—	2000 ±1%	—	—	

<sup>(30)</sup> Transceiver Speed Grade 5 covers specifications for Cyclone V GT and ST devices.

<sup>(34)</sup> Intel recommends increasing the V<sub>CCE\_GXBL</sub> and V<sub>CCL\_GXBL</sub> typical value from 1.1 V to 1.2 V for Cyclone V GT and ST devices which require full compliance to the PCIe Gen2 transmit jitter specification. For more information about the maximum number of full duplex channels recommended in Cyclone V GT and ST devices under this condition, refer to the *Transceiver Protocol Configurations in Cyclone V Devices* chapter.

<sup>(35)</sup> Intel recommends increasing the V<sub>CCE\_GXBL</sub> and V<sub>CCL\_GXBL</sub> typical value from 1.1 V to 1.2 V for full compliance to the PCIe Gen2 transmit jitter specification at 4.9152 Gbps (Cyclone V GT and ST devices) and 6.144 Gbps (Cyclone V GT and ST devices) for full duplex channels. For more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices for CPRI, refer to the *Transceiver Protocol Configurations in Cyclone V Devices* chapter.

<sup>(36)</sup> The transmitter REFCLK phase jitter is 30 ps p-p at bit error rate (BER) 10<sup>-12</sup>.

**Table 22. Transceiver Clocks Specifications for Cyclone V GX, GT, SX, and ST Devices**

Symbol/Description	Condition	Transceiver Speed Grade 5 <sup>(30)</sup>			Transceiver Speed Grade 6			Transceiver
		Min	Typ	Max	Min	Typ	Max	Min
fixedclk clock frequency	PCIe Receiver Detect	—	125	—	—	125	—	—
Transceiver Reconfiguration Controller IP (mgmt_clk_clk) clock frequency	—	75	—	100/125 <sup>(37)</sup>	75	—	100/125 <sup>(37)</sup>	75

**Table 23. Receiver Specifications for Cyclone V GX, GT, SX, and ST Devices**

Symbol/Description	Condition	Transceiver Speed Grade 5 <sup>(30)</sup>			Transceiver Speed Grade 6			Transceiver
		Min	Typ	Max	Min	Typ	Max	Min
Supported I/O standards	1.5 V PCML, 2.5 V PCML, LVPECL, and LVDS							
Data rate <sup>(38)</sup>	—	614	—	5000/6144 <sup>(35)</sup>	614	—	3125	614
Absolute V <sub>MAX</sub> for a receiver pin <sup>(39)</sup>	—	—	—	1.2	—	—	1.2	—
Absolute V <sub>MIN</sub> for a receiver pin	—	-0.4	—	—	-0.4	—	—	-0.4
Maximum peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p) before device configuration	—	—	—	1.6	—	—	1.6	—
Maximum peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p) after device configuration	—	—	—	2.2	—	—	2.2	—

(37) The maximum supported clock frequency is 100 MHz if the PCIe hard IP block is enabled or 125 MHz if the IP is not enabled.

(38) To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode.

(39) The device cannot tolerate prolonged operation at this absolute maximum.



Symbol/Description	Condition	Transceiver Speed Grade 5 <sup>(30)</sup>			Transceiver Speed Grade 6			Transceiver	
		Min	Typ	Max	Min	Typ	Max	Min	
Minimum differential eye opening at the receiver serial input pins <sup>(40)</sup>	—	110	—	—	110	—	—	110	
Differential on-chip termination resistors	85-Ω setting	—	85	—	—	85	—	—	
	100-Ω setting	—	100	—	—	100	—	—	
	120-Ω setting	—	120	—	—	120	—	—	
	150-Ω setting	—	150	—	—	150	—	—	
V <sub>ICM</sub> (AC coupled)	2.5 V PCML, LVPECL, and LVDS	V <sub>CCCE_GXBL</sub> supply <sup>(34)(35)</sup>			V <sub>CCCE_GXBL</sub> supply			V <sub>CCCE_GXBL</sub>	
	1.5 V PCML	0.65/0.75/0.8 <sup>(41)</sup>							
t <sub>LTR</sub> <sup>(42)</sup>	—	—	—	10	—	—	10	—	
t <sub>LTD</sub> <sup>(43)</sup>	—	—	—	4	—	—	4	—	
t <sub>LTD_manual</sub> <sup>(44)</sup>	—	—	—	4	—	—	4	—	
t <sub>LTR_LTD_manual</sub> <sup>(45)</sup>	—	15	—	—	15	—	—	15	

- (40) The differential eye opening specification at the receiver input pins assumes that you have disabled the Receiver Equalization feature. If you enable the Receiver Equalization feature, the receiver circuitry can tolerate a lower minimum eye opening equalization level.
- (41) The AC coupled V<sub>ICM</sub> = 650 mV for Cyclone V GX and SX in PCIe mode only. The AC coupled V<sub>ICM</sub> = 750mV for Cyclone V GX and SX in PCIe mode only.
- (42) t<sub>LTR</sub> is the time required for the receive clock data recovery (CDR) to lock to the input reference clock frequency after a reset.
- (43) t<sub>LTD</sub> is time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal becomes valid.
- (44) t<sub>LTD\_manual</sub> is the time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal becomes valid when the CDR is functioning in the manual mode.

Symbol/Description	Condition	Transceiver Speed Grade 5 <sup>(30)</sup>			Transceiver Speed Grade 6			Transceiver
		Min	Typ	Max	Min	Typ	Max	Min
Programmable ppm detector <sup>(46)</sup>	—	±62.5, 100, 125, 200, 250, 300, 500, and 1000						
Run length	—	—	—	200	—	—	200	—
Programmable equalization AC and DC gain	AC gain setting = 0 to 3 <sup>(47)</sup> DC gain setting = 0 to 1	Refer to <i>CTLE Response at Data Rates &gt; 3.25 Gbps across Supported AC Gain and D</i> <i>GX, GT, SX, and ST Devices</i> and <i>CTLE Response at Data Rates ≤ 3.25 Gbps across S</i> <i>DC Gain for Cyclone V GX, GT, SX, and ST Devices</i> diagrams.						

**Table 24. Transmitter Specifications for Cyclone V GX, GT, SX, and ST Devices**

Symbol/Description	Condition	Transceiver Speed Grade 5 <sup>(30)</sup>			Transceiver Speed Grade 6			Transceiver
		Min	Typ	Max	Min	Typ	Max	Min
Supported I/O standards		1.5 V PCML						
Data rate	—	614	—	5000/6144 <sup>(35)</sup>	614	—	3125	614
V <sub>OCM</sub> (AC coupled)	—	—	650	—	—	650	—	—
Differential on-chip termination resistors	85-Ω setting	—	85	—	—	85	—	—
	100-Ω setting	—	100	—	—	100	—	—
	120-Ω setting	—	120	—	—	120	—	—
	150-Ω setting	—	150	—	—	150	—	—

(45)  $t_{LTR\_LTD\_manual}$  is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx\_is\_1 high when the CDR is functioning in the manual mode.

(46) The rate matcher supports only up to ±300 parts per million (ppm).

(47) The Intel Quartus Prime software allows AC gain setting = 3 for design with data rate between 614 Mbps and

Symbol/Description	Condition	Transceiver Speed Grade 5 <sup>(30)</sup>			Transceiver Speed Grade 6			Transceiver	
		Min	Typ	Max	Min	Typ	Max	Min	
Intra-differential pair skew	TX $V_{CM}$ = 0.65 V and slew rate of 15 ps	—	—	15	—	—	15	—	
Intra-transceiver block transmitter channel-to-channel skew	×6 PMA bonded mode	—	—	180	—	—	180	—	
Inter-transceiver block transmitter channel-to-channel skew	×N PMA bonded mode	—	—	500	—	—	500	—	

**Table 25. CMU PLL Specifications for Cyclone V GX, GT, SX, and ST Devices**

Symbol/Description	Condition	Transceiver Speed Grade 5 <sup>(30)</sup>			Transceiver Speed Grade 6			Transceiver	
		Min	Typ	Max	Min	Typ	Max	Min	
Supported data range	—	614	—	5000/6144 <sup>(35)</sup>	614	—	3125	614	
fPLL supported data range	—	614	—	3125	614	—	3125	614	

**Table 26. Transceiver-FPGA Fabric Interface Specifications for Cyclone V GX, GT, SX, and ST Devices**

Symbol/Description	Condition	Transceiver Speed Grade 5 <sup>(30)</sup>			Transceiver Speed Grade 6			Transceiver	
		Min	Typ	Max	Min	Typ	Max	Min	
Interface speed (single-width mode)	—	25	—	187.5	25	—	187.5	25	
Interface speed (double-width mode)	—	25	—	163.84	25	—	163.84	25	

**Related Information**

- [CTLE Response at Data Rates > 3.25 Gbps across Supported AC Gain and DC Gain](#) on page 32
- [CTLE Response at Data Rates ≤ 3.25 Gbps across Supported AC Gain and DC Gain](#) on page 33
- [PCIe Supported Configurations and Placement Guidelines](#)  
Provides more information about the maximum full duplex channels recommended in Cyclone V devices which require full compliance to the PCIe Gen2 transmit jitter specification.

- [6.144-Gbps Support Capability in Cyclone V GT Devices](#)  
Provides more information about the maximum full duplex channels recommended in Cyclone V GT devices for CPRI 6.144 Gbps.




[Send Feedback](#)






### CTLE Response at Data Rates > 3.25 Gbps across Supported AC Gain and DC Gain

Figure 3. Continuous Time-Linear Equalizer (CTLE) Response at Data Rates > 3.25 Gbps across Supported AC Gain and DC Gain for Cyclone V GX, GT, SX, and ST Devices



**CTLE Response at Data Rates  $\leq 3.25$  Gbps across Supported AC Gain and DC Gain**

**Figure 4. CTLE Response at Data Rates  $\leq 3.25$  Gbps across Supported AC Gain and DC Gain for Cyclone V ST Devices**



 [Send Feedback](#)

## Typical TX $V_{OD}$ Setting for Cyclone V Transceiver Channels with termination of 100 $\Omega$

**Table 27. Typical TX  $V_{OD}$  Setting for Cyclone V Transceiver Channels with termination of 100  $\Omega$**

Symbol	$V_{OD}$ Setting <sup>(48)</sup>	$V_{OD}$ Value (mV)	$V_{OD}$ Setting <sup>(48)</sup>
$V_{OD}$ differential peak-to-peak typical	6 <sup>(49)</sup>	120	34
	7 <sup>(49)</sup>	140	35
	8 <sup>(49)</sup>	160	36
	9	180	37
	10	200	38
	11	220	39
	12	240	40
	13	260	41
	14	280	42
	15	300	43
	16	320	44
	17	340	45
	18	360	46
	19	380	47
	20	400	48
	21	420	49
22	440	50	
23	460	51	
24	480	52	

<sup>(48)</sup> Convert these values to their binary equivalent form if you are using the dynamic reconfiguration mode for PM

<sup>(49)</sup> Only valid for data rates  $\leq$  5 Gbps.

Symbol	V <sub>OD</sub> Setting <sup>(48)</sup>	V <sub>OD</sub> Value (mV)	V <sub>OD</sub> Setting <sup>(48)</sup>
	25	500	53
	26	520	54
	27	540	55
	28	560	56
	29	580	57
	30	600	58
	31	620	59
	32	640	60
	33	660	

### Transmitter Pre-Emphasis Levels

The following table lists the simulation data on the transmitter pre-emphasis levels in dB for the first following conditions:

- Low-frequency data pattern—five 1s and five 0s
- Data rate—2.5 Gbps

The levels listed are a representation of possible pre-emphasis levels under the specified conditions. Pre-emphasis levels may change with data pattern and data rate.

Cyclone V devices only support 1st post tap pre-emphasis with the following conditions:

- The 1st post tap pre-emphasis settings must satisfy  $|B| + |C| \leq 60$  where  $|B| = V_{OD}$  setting with  $Z_{0} = 100 \Omega$  and  $|C| = 1st\ post\ tap\ pre-emphasis\ setting$ .
- $|B| - |C| > 5$  for data rates  $< 5\ Gbps$  and  $|B| - |C| > 8.25$  for data rates  $> 5\ Gbps$ .
- $(V_{MAX}/V_{MIN} - 1)\% < 600\%$ , where  $V_{MAX} = |B| + |C|$  and  $V_{MIN} = |B| - |C|$ .

---

<sup>(48)</sup> Convert these values to their binary equivalent form if you are using the dynamic reconfiguration mode for



Exceptions for PCIe Gen2 design:

- $V_{OD}$  setting = 50 and pre-emphasis setting = 22 are allowed for PCIe Gen2 design with transmit setting (`pipe_txdeemp = 1'b0`) using Intel PCIe Hard IP and PIPE IP cores.
- $V_{OD}$  setting = 50 and pre-emphasis setting = 12 are allowed for PCIe Gen2 design with transmit setting (`pipe_txdeemp = 1'b1`) using Intel PCIe Hard IP and PIPE IP cores.

For example, when  $V_{OD} = 800$  mV, the corresponding  $V_{OD}$  value setting is 40. The following condition tap pre-emphasis setting = 2 is valid:

- $|B| + |C| \leq 60 \rightarrow 40 + 2 = 42$
- $|B| - |C| > 5 \rightarrow 40 - 2 = 38$
- $(V_{MAX}/V_{MIN} - 1)\% < 600\% \rightarrow (42/38 - 1)\% = 10.52\%$

To predict the pre-emphasis level for your specific data rate and pattern, run simulations using the C models.

**Table 28. Transmitter Pre-Emphasis Levels for Cyclone V Devices**

Intel Quartus Prime 1st Post Tap Pre-Emphasis Setting	Intel Quartus Prime $V_{OD}$ Setting						
	10 (200 mV)	20 (400 mV)	30 (600 mV)	35 (700 mV)	40 (800 mV)	45 (900 mV)	50
0	0	0	0	0	0	0	
1	1.97	0.88	0.43	0.32	0.24	0.19	
2	3.58	1.67	0.95	0.76	0.61	0.5	
3	5.35	2.48	1.49	1.2	1	0.83	
4	7.27	3.31	2	1.63	1.36	1.14	
5	—	4.19	2.55	2.1	1.76	1.49	
6	—	5.08	3.11	2.56	2.17	1.83	
7	—	5.99	3.71	3.06	2.58	2.18	
8	—	6.92	4.22	3.47	2.93	2.48	
9	—	7.92	4.86	4	3.38	2.87	
10	—	9.04	5.46	4.51	3.79	3.23	

Intel Quartus Prime 1st Post Tap Pre-Emphasis Setting	Intel Quartus Prime V <sub>OD</sub> Setting					
	10 (200 mV)	20 (400 mV)	30 (600 mV)	35 (700 mV)	40 (800 mV)	45 (900 mV)
11	—	10.2	6.09	5.01	4.23	3.61
12	—	11.56	6.74	5.51	4.68	3.97
13	—	12.9	7.44	6.1	5.12	4.36
14	—	14.44	8.12	6.64	5.57	4.76
15	—	—	8.87	7.21	6.06	5.14
16	—	—	9.56	7.73	6.49	—
17	—	—	10.43	8.39	7.02	—
18	—	—	11.23	9.03	7.52	—
19	—	—	12.18	9.7	8.02	—
20	—	—	13.17	10.34	8.59	—
21	—	—	14.2	11.1	—	—
22	—	—	15.38	11.87	—	—
23	—	—	—	12.67	—	—
24	—	—	—	13.48	—	—
25	—	—	—	14.37	—	—
26	—	—	—	—	—	—
27	—	—	—	—	—	—
28	—	—	—	—	—	—
29	—	—	—	—	—	—
30	—	—	—	—	—	—
31	—	—	—	—	—	—

### Related Information

#### [SPICE Models for Intel Devices](#)

Provides the Cyclone V HSSI HSPICE models.





## Transceiver Compliance Specification

The following table lists the physical medium attachment (PMA) specification compliance of all supported Cyclone V GX, GT, SX, and ST devices. For more information about the protocol parameter details and compliance, contact your Intel Sales Representative.

**Table 29. Transceiver Compliance Specification for All Supported Protocol for Cyclone V GX, GT, SX, and ST**

Protocol	Sub-protocol	Device
PCIe	PCIe Gen1	
	PCIe Gen2 <sup>(50)</sup>	
	PCIe Cable	
XAUI	XAUI 2135	
Serial RapidIO® (SRIO)	SRIO 1250 SR	
	SRIO 1250 LR	
	SRIO 2500 SR	
	SRIO 2500 LR	
	SRIO 3125 SR	
	SRIO 3125 LR	
	SRIO 5000 SR	
	SRIO 5000 MR	
	SRIO 5000 LR	
Common Public Radio Interface (CPRI)	CPRI E6LV	
	CPRI E6HV	
	CPRI E6LVII	

<sup>(50)</sup> For PCIe Gen2 sub-protocol, Intel recommends increasing the  $V_{CC0\_GXBL}$  and  $V_{CC1\_GXBL}$  typical value from 1.1 V to 1.2 V for GT and ST FPGA systems which ensure full compliance to the PCIe Gen2 transmit jitter specification. For more information on the maximum full duplex channels recommended in Cyclone V GT and ST devices under this condition, refer to the *Configurations in Cyclone V Devices* chapter.

Protocol	Sub-protocol	
	CPRI E12LV	
	CPRI E12HV	
	CPRI E12LVII	
	CPRI E24LV	
	CPRI E24LVII	
	CPRI E30LV	
	CPRI E30LVII	
	CPRI E48LVII <sup>(51)</sup>	
	CPRI E60LVII <sup>(51)</sup>	
Gbps Ethernet (GbE)	GbE 1250	
OBSAI	OBSAI 768	
	OBSAI 1536	
	OBSAI 3072	
Serial digital interface (SDI)	SDI 270 SD	
	SDI 1485 HD	
	SDI 2970 3G	
VbyOne	VbyOne 3750	
HiGig+	HIGIG 3750	

### Related Information

- [PCIe Supported Configurations and Placement Guidelines](#)  
 Provides more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices which require full compliance to the PCIe Gen2 transmit jitter specification.

---

<sup>(51)</sup> For CPRI E48LVII and E60LVII, Intel recommends increasing the  $V_{CCE\_GXBL}$  and  $V_{CCL\_GXBL}$  typical value from compliance to CPRI transmit jitter specification at 4.9152 Gbps (Cyclone V GT and ST devices) and 6.144 Gbps (Cyclone V GT devices only). For more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices at 6.144 Gbps, refer to the *Transceiver Protocol Configurations in Cyclone V Devices* chapter.





- [6.144-Gbps Support Capability in Cyclone V GT Devices](#)  
Provides more information about the maximum full duplex channels recommended in Cyclone V CPRI 6.144 Gbps.

## Core Performance Specifications

### Clock Tree Specifications

**Table 30. Clock Tree Specifications for Cyclone V Devices**

Parameter	Performance		
	-C6	-C7, -I7	-C8, -A7
Global clock and Regional clock	550	550	460
Peripheral clock	155	155	155

### PLL Specifications

**Table 31. PLL Specifications for Cyclone V Devices**

This table lists the Cyclone V PLL block specifications. Cyclone V PLL block does not include HPS PLL.

Symbol	Parameter	Condition	Min	Typ
$f_{IN}$	Input clock frequency	-C6 speed grade	5	—
		-C7, -I7 speed grades	5	—
		-C8, -A7 speed grades	5	—
$f_{INPFD}$	Integer input clock frequency to the phase frequency detector (PFD)	—	5	—
$f_{FINPFD}$	Fractional input clock frequency to the PFD	—	50	—

<sup>(52)</sup> This specification is limited in the Intel Quartus Prime software by the I/O maximum frequency. The maximum is different for each I/O standard.

Symbol	Parameter	Condition	Min	Typ
$f_{VCO}^{(53)}$	PLL voltage-controlled oscillator (VCO) operating range	-C6, -C7, -I7 speed grades	600	—
		-C8, -A7 speed grades	600	—
$t_{EINDUTY}$	Input clock or external feedback clock input duty cycle	—	40	—
$f_{OUT}$	Output frequency for internal global or regional clock	-C6, -C7, -I7 speed grades	—	—
		-C8, -A7 speed grades	—	—
$f_{OUT\_EXT}$	Output frequency for external clock output	-C6, -C7, -I7 speed grades	—	—
		-C8, -A7 speed grades	—	—
$t_{OUTDUTY}$	Duty cycle for external clock output (when set to 50%)	—	45	50
$t_{FCOMP}$	External feedback clock compensation time	—	—	—
$t_{DYCONFIGCLK}$	Dynamic configuration clock for <code>mgmt_clk</code> and <code>scanclk</code>	—	—	—
$t_{LOCK}$	Time required to lock from end-of-device configuration or deassertion of <code>areset</code>	—	—	—
$t_{DLOCK}$	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays)	—	—	—
$f_{CLBW}$	PLL closed-loop bandwidth	Low	—	0.3
		Medium	—	1.5
		High <sup>(55)</sup>	—	4

(53) The VCO frequency reported by the Intel Quartus Prime software takes into consideration the VCO post divider. VCO post divider value is 2, the frequency reported can be lower than the  $f_{VCO}$  specification.

(54) This specification is limited by the lower of the two: I/O  $f_{MAX}$  or  $F_{OUT}$  of the PLL.

(55) High bandwidth PLL settings are not supported in external feedback mode.

Symbol	Parameter	Condition	Min	Typ
$t_{PLL\_PSERR}$	Accuracy of PLL phase shift	—	—	—
$t_{ARESET}$	Minimum pulse width on the <code>areset</code> signal	—	10	—
$t_{INCCJ}^{(56)(57)}$	Input clock cycle-to-cycle jitter	$F_{REF} \geq 100$ MHz	—	—
		$F_{REF} < 100$ MHz	—	—
$t_{OUTPJ\_DC}^{(58)}$	Period jitter for dedicated clock output in integer PLL	$F_{OUT} \geq 100$ MHz	—	—
		$F_{OUT} < 100$ MHz	—	—
$t_{FOUTPJ\_DC}^{(58)}$	Period jitter for dedicated clock output in fractional PLL	$F_{OUT} \geq 100$ MHz	—	—
		$F_{OUT} < 100$ MHz	—	—
$t_{OUTCCJ\_DC}^{(58)}$	Cycle-to-cycle jitter for dedicated clock output in integer PLL	$F_{OUT} \geq 100$ MHz	—	—
		$F_{OUT} < 100$ MHz	—	—
$t_{FOUTCCJ\_DC}^{(58)}$	Cycle-to-cycle jitter for dedicated clock output in fractional PLL	$F_{OUT} \geq 100$ MHz	—	—
		$F_{OUT} < 100$ MHz	—	—
$t_{OUTPJ\_IO}^{(58)(60)}$	Period jitter for clock output on a regular I/O in integer PLL	$F_{OUT} \geq 100$ MHz	—	—
		$F_{OUT} < 100$ MHz	—	—

(56) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a jitter < 120 ps.

(57)  $F_{REF}$  is  $f_{IN}/N$ , specification applies when  $N = 1$ .

(58) Peak-to-peak jitter with a probability level of  $10^{-12}$  (14 sigma, 99.9999999974404% confidence level). The specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface specifications use a different measurement method and are available in *Memory Output Clock Jitter Specification for Cyclone V Devices* table.

(59) This specification only covers fractional PLL for low bandwidth. The  $f_{VCO}$  for fractional value range 0.20–0.80 m.

(60) External memory interface clock output jitter specifications use a different measurement method, which are available in *Memory Output Clock Jitter Specification for Cyclone V Devices* table.

Symbol	Parameter	Condition	Min	Typ
$t_{\text{FOUTPJ\_IO}}^{(58)(60)(61)}$	Period jitter for clock output on a regular I/O in fractional PLL	$F_{\text{OUT}} \geq 100 \text{ MHz}$	—	—
		$F_{\text{OUT}} < 100 \text{ MHz}$	—	—
$t_{\text{OUTCCJ\_IO}}^{(58)(60)}$	Cycle-to-cycle jitter for clock output on regular I/O in integer PLL	$F_{\text{OUT}} \geq 100 \text{ MHz}$	—	—
		$F_{\text{OUT}} < 100 \text{ MHz}$	—	—
$t_{\text{FOUTCCJ\_IO}}^{(58)(60)(61)}$	Cycle-to-cycle jitter for clock output on regular I/O in fractional PLL	$F_{\text{OUT}} \geq 100 \text{ MHz}$	—	—
		$F_{\text{OUT}} < 100 \text{ MHz}$	—	—
$t_{\text{CASC\_OUTPJ\_DC}}^{(58)(62)}$	Period jitter for dedicated clock output in cascaded PLLs	$F_{\text{OUT}} \geq 100 \text{ MHz}$	—	—
		$F_{\text{OUT}} < 100 \text{ MHz}$	—	—
$t_{\text{DRIFT}}$	Frequency drift after $\text{PFDENA}$ is disabled for a duration of 100 $\mu\text{s}$	—	—	—
$dK_{\text{BIT}}$	Bit number of Delta Sigma Modulator (DSM)	—	8	24
$k_{\text{VALUE}}$	Numerator of fraction	—	128	8388608
$f_{\text{RES}}$	Resolution of VCO frequency	$f_{\text{INPFD}} = 100 \text{ MHz}$	390625	5.96

### Related Information

[Memory Output Clock Jitter Specifications](#) on page 49

Provides more information about the external memory interface clock output jitter specifications

(61) This specification only covers fractional PLL for low bandwidth. The  $f_{\text{VCO}}$  for fractional value range 0.05–0.95

(62) The cascaded PLL specification is only applicable with the following conditions:

- Upstream PLL:  $0.59 \text{ MHz} \leq \text{Upstream PLL BW} < 1 \text{ MHz}$
- Downstream PLL:  $\text{Downstream PLL BW} > 2 \text{ MHz}$





## DSP Block Performance Specifications

**Table 32. DSP Block Performance Specifications for Cyclone V Devices**

Mode		Performance		
		-C6	-C7, -I7	-C8, -I8
Modes using One DSP Block	Independent 9 × 9 multiplication	340	300	260
	Independent 18 × 19 multiplication	287	250	200
	Independent 18 × 18 multiplication	287	250	200
	Independent 27 × 27 multiplication	250	200	160
	Independent 18 × 25 multiplication	310	250	200
	Independent 20 × 24 multiplication	310	250	200
	Two 18 × 19 multiplier adder mode	310	250	200
	18 × 18 multiplier added summed with 36-bit input	310	250	200
Modes using Two DSP Blocks	Complex 18 × 19 multiplication	310	250	200

## Memory Block Performance Specifications

To achieve the maximum memory block performance, use a memory block clock that comes through an on-chip PLL and set to 50% output duty cycle. Use the Intel Quartus Prime software to report timing information for different clocking schemes.

When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in performance.

**Table 33. Memory Block Performance Specifications for Cyclone V Devices**

Memory	Mode	Resources Used		Performance	
		ALUTs	Memory	-C6	-C7, -I7
MLAB	Single port, all supported widths	0	1	420	350
	Simple dual-port, all supported widths	0	1	420	350
	Simple dual-port with read and write at the same address	0	1	340	290

Memory	Mode	Resources Used		Performance	
		ALUTs	Memory	-C6	-C7, -I7
	ROM, all supported width	0	1	420	350
M10K Block	Single-port, all supported widths	0	1	315	275
	Simple dual-port, all supported widths	0	1	315	275
	Simple dual-port with the <b>read-during-write</b> option set to <b>Old Data</b> , all supported widths	0	1	275	240
	True dual port, all supported widths	0	1	315	275
	ROM, all supported widths	0	1	315	275

## Periphery Performance

This section describes the periphery performance, high-speed I/O, and external memory interface.

Actual achievable frequency depends on design and system specific factors. Ensure proper timing constraints and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.



## High-Speed I/O Specifications

**Table 34. High-Speed I/O Specifications for Cyclone V Devices**

When  $J = 1$  or  $2$ , bypass the serializer/deserializer (SERDES) block.

For LVDS applications, you must use the PLLs in integer PLL mode. This is achieved by using the LVDS clock network.

The Cyclone V devices support the following output standards using true LVDS output buffer types on all I/O banks.

- True RSDS output standard with data rates of up to 360 Mbps
- True mini-LVDS output standard with data rates of up to 400 Mbps

Symbol		Condition	-C6			-C7, -I7			Min
			Min	Typ	Max	Min	Typ	Max	
$f_{\text{HSCLK\_in}}$ (input clock frequency) True Differential I/O Standards		Clock boost factor $W = 1$ to $40^{(63)}$	5	—	437.5	5	—	420	5
$f_{\text{HSCLK\_in}}$ (input clock frequency) Single-Ended I/O Standards		Clock boost factor $W = 1$ to $40^{(63)}$	5	—	320	5	—	320	5
$f_{\text{HSCLK\_OUT}}$ (output clock frequency)		—	5	—	420	5	—	370	5
Transmitter	True Differential I/O Standards - $f_{\text{HSDR}}$ (data rate)	SERDES factor $J = 4$ to $10^{(64)}$	<sup>(65)</sup>	—	840	<sup>(65)</sup>	—	740	<sup>(65)</sup>

<sup>(63)</sup> Clock boost factor ( $W$ ) is the ratio between the input data rate and the input clock rate.

<sup>(64)</sup> The  $F_{\text{max}}$  specification is based on the fast clock used for serial data. The interface  $F_{\text{max}}$  is also dependent on  $t_{\text{setup}}$  which is design dependent and requires timing analysis.

<sup>(65)</sup> The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.

Symbol		Condition	-C6			-C7, -17			Min
			Min	Typ	Max	Min	Typ	Max	
		SERDES factor J = 1 to 2, uses DDR registers	(65)	—	(66)	(65)	—	(66)	(65)
	Emulated Differential I/O Standards with Three External Output Resistor Networks- $f_{HSDR}$ (data rate) <sup>(67)</sup>	SERDES factor J = 4 to 10	(65)	—	640	(65)	—	640	(65)
	Emulated Differential I/O Standards with One External Output Resistor Network - $f_{HSDR}$ (data rate)	SERDES factor J = 4 to 10	(65)	—	170	(65)	—	170	(65)
	$t_{x \text{ Jitter}}$ -True Differential I/O Standards <sup>(67)</sup>	Total Jitter for Data Rate, 600 Mbps – 840 Mbps	—	—	350	—	—	380	—
		Total Jitter for Data Rate < 600Mbps	—	—	0.21	—	—	0.23	—
	$t_{x \text{ Jitter}}$ -Emulated Differential I/O Standards with Three External Output Resistor Networks	Total Jitter for Data Rate < 640Mbps	—	—	500	—	—	500	—
	$t_{x \text{ Jitter}}$ -Emulated Differential I/O Standards with One External Output Resistor Network	Total Jitter for Data Rate < 640Mbps	—	—	0.15	—	—	0.15	—
	$t_{DUTY}$	TX output clock duty cycle for both True and	45	50	55	45	50	55	45

(66) The maximum ideal data rate is the SERDES factor (J) × PLL max output frequency ( $f_{out}$ ), provided you can and the signal integrity simulation is clean. You can estimate the achievable maximum data rate by performing analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin. The maximum data rate supported.

(67) You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine the leftover timing margin.



Symbol		Condition	-C6			-C7, -I7			Min	
			Min	Typ	Max	Min	Typ	Max		
		Emulated Differential I/O Standards								
	t <sub>RISE</sub> and t <sub>FALL</sub>	True Differential I/O Standards	—	—	200	—	—	200	—	
		Emulated Differential I/O Standards with Three External Output Resistor Networks	—	—	250	—	—	250	—	
		Emulated Differential I/O Standards with One External Output Resistor Network	—	—	300	—	—	300	—	
	TCCS	True Differential I/O Standards	—	—	200	—	—	250	—	
		Emulated Differential I/O Standards with Three External Output Resistor Networks	—	—	300	—	—	300	—	
		Emulated Differential I/O Standards with One External Output Resistor Network	—	—	300	—	—	300	—	
	Receiver	f <sub>HSDR</sub> (data rate)	SERDES factor J = 4 to 10 <sup>(64)</sup>	<sup>(65)</sup>	—	875 <sup>(67)</sup>	<sup>(65)</sup>	—	840 <sup>(67)</sup>	<sup>(65)</sup>
			SERDES factor J = 1 to 2, uses DDR registers	<sup>(65)</sup>	—	<sup>(66)</sup>	<sup>(65)</sup>	—	<sup>(66)</sup>	<sup>(65)</sup>
Sampling Window		—	—	—	350	—	—	350	—	

## DLL Frequency Range Specifications

**Table 35. DLL Frequency Range Specifications for Cyclone V Devices**

Parameter	-C6	-C7, -I7	-C8
DLL operating frequency range	167 – 400	167 – 400	167 – 333

## DQS Logic Block Specifications

**Table 36. DQS Phase Shift Error Specification for DLL-Delayed Clock ( $t_{DQS\_PSERR}$ ) for Cyclone V Devices**

This error specification is the absolute maximum and minimum error.

Number of DQS Delay Buffer	-C6	-C7, -I7	-C8
2	40	80	80

## Memory Output Clock Jitter Specifications

**Table 37. Memory Output Clock Jitter Specifications for Cyclone V Devices**

The memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2/DDR3 SDRAM

The memory output clock jitter is applicable when an input jitter of 30 ps (p-p) is applied with bit error rate (BER)  $10^{-12}$ , equivalent

Intel recommends using the UniPHY intellectual property (IP) with PHYCLK connections for better jitter performance.


Parameter	Clock Network	Symbol	-C6		-C7, -I7		Min
			Min	Max	Min	Max	
Clock period jitter	PHYCLK	$t_{JIT(per)}$	-60	60	-70	70	-70
Cycle-to-cycle period jitter	PHYCLK	$t_{JIT(cc)}$	—	90	—	100	—

## OCT Calibration Block Specifications

**Table 38. OCT Calibration Block Specifications for Cyclone V Devices**

Symbol	Description	Min	Typ	Max
OCTUSRCLK	Clock required by OCT calibration blocks	—	—	2
T <sub>OCTCAL</sub>	Number of OCTUSRCLK clock cycles required for R <sub>S</sub> OCT/R <sub>T</sub> OCT calibration	—	1000	—
T <sub>OCTSHIFT</sub>	Number of OCTUSRCLK clock cycles required for OCT code to shift out	—	32	—
T <sub>RS_RT</sub>	Time required between the dyn_term_ctrl and oe signal transitions in a bidirectional I/O buffer to dynamically switch between R <sub>S</sub> OCT and R <sub>T</sub> OCT	—	2.5	—

**Figure 5. Timing Diagram for oe and dyn\_term\_ctrl Signals**



## Duty Cycle Distortion (DCD) Specifications

**Table 39. Worst-Case DCD on Cyclone V I/O Pins**

The output DCD cycle only applies to the I/O buffer. It does not cover the system DCD.

Symbol	-C6		-C7, -I7		-C8, -A7	
	Min	Max	Min	Max	Min	Max
Output Duty Cycle	45	55	45	55	45	55

## HPS Specifications

This section provides HPS specifications and timing for Cyclone V devices.

For HPS reset, the minimum reset pulse widths for the HPS cold and warm reset signals (HPS\_nRS\*) are specified in terms of clock cycles of HPS\_CLK1.

## HPS Clock Performance

**Table 40. HPS Clock Performance for Cyclone V Devices**

Symbol/Description	-C6	-C7, -I7	-A7	-C8, -A7
mpu_base_clk (microprocessor unit clock)	925	800	700	600
main_base_clk (L3/L4 interconnect clock)	400	400	350	300
h2f_user0_clk	100	100	100	100
h2f_user1_clk	100	100	100	100
h2f_user2_clk	200	200	160	160





## HPS PLL Specifications

### HPS PLL VCO Frequency Range

**Table 41. HPS PLL VCO Frequency Range for Cyclone V Devices**

Description	Speed Grade	Minimum	Maximum
VCO range	-C7, -I7, -A7, -C8	320	1,600
	-C6	320	1,850

### HPS PLL Input Clock Range

The HPS PLL input clock range is 10 – 50 MHz. This clock range applies to both HPS\_CLK1 and HPS\_CLK2.

#### Related Information

[Clock Select, Booting and Configuration chapter](#)

Provides more information about the clock range for different values of clock select (CSEL).

### HPS PLL Input Jitter

Use the following equation to determine the maximum input jitter (peak-to-peak) the HPS PLLs can tolerate. (N) is the value programmed into the denominator field of the VCO register for each PLL. The PLL input jitter is the input clock period divided by this value. The range of the denominator is 1 to 64.

Maximum input jitter = Input clock period × Divide value (N) × 0.02

**Table 42. Examples of Maximum Input Jitter**

Input Reference Clock Period	Divide Value (N)	Maximum Jitter
40 ns	1	0.8
40 ns	2	1.6
40 ns	4	3.2


## Quad SPI Flash Timing Characteristics

**Table 43. Quad Serial Peripheral Interface (SPI) Flash Timing Requirements for Cyclone V Devices**

Symbol	Description	Min	Typ	
$F_{clk}$	SCLK_OUT clock frequency (External clock)	—	—	
$T_{qspi\_clk}$	QSPI_CLK clock period (Internal reference clock)	2.32	—	
$T_{dutycycle}$	SCLK_OUT duty cycle	45	—	
$T_{dssfst}$	Output delay QSPI_SS valid before first clock edge	—	1/2 cycle of SCLK_OUT	
$T_{dsslst}$	Output delay QSPI_SS valid after last clock edge	-1	—	
$T_{dio}$	I/O data output delay	-1	—	
$T_{din\_start}$	Input data valid start	—	—	(2) $T_{qspi\_clk}$
$T_{din\_end}$	Input data valid end	$(2 + R_{delay}) \times T_{qspi\_clk} - 1.21$ <sup>(68)</sup>	—	

**Figure 6. Quad SPI Flash Timing Diagram**

This timing diagram illustrates clock polarity mode 0 and clock phase mode 0.



<sup>(68)</sup>  $R_{delay}$  is set by programming the register `qspiregs.rddatacap`. For the SoC EDS software version 13.1 and later, automatic Quad SPI calibration in the preloader. For more information about  $R_{delay}$ , refer to the *Quad SPI Flash* section of the *Cyclone V Hard Processor System Technical Reference Manual*.

### Related Information

Quad SPI Flash Controller Chapter, Cyclone V Hard Processor System Technical Reference Manual  
Provides more information about  $R_{\text{delay}}$ .

### SPI Timing Characteristics

**Table 44. SPI Master Timing Requirements for Cyclone V Devices**

The setup and hold times can be used for Texas Instruments SSP mode and National Semiconductor Microwire mode.

Symbol	Description	Min	Max
$T_{\text{clk}}$	CLK clock period	16.67	
$T_{\text{su}}$	SPI Master-in slave-out (MISO) setup time	8.35 <sup>(69)</sup>	
$T_{\text{h}}$	SPI MISO hold time	1	
$T_{\text{duty}}_{\text{cycle}}$	SPI_CLK duty cycle	45	
$T_{\text{dssfrst}}$	Output delay SPI_SS valid before first clock edge	8	
$T_{\text{dsslst}}$	Output delay SPI_SS valid after last clock edge	8	
$T_{\text{dio}}$	Master-out slave-in (MOSI) output delay	-1	

<sup>(69)</sup> This value is based on  $\text{rx\_sample\_dly} = 1$  and  $\text{spi\_m\_clk} = 120$  MHz.  $\text{spi\_m\_clk}$  is the internal clock that is used to derive its  $\text{SCLK\_OUT}$ . These timings are based on  $\text{rx\_sample\_dly}$  of 1. This delay can be adjusted as needed to account for slower response times from the slave. Note that a delay of 0 is not allowed. The setup time can be used as a minimum. It is very crucial to do a calibration to get the correct  $\text{rx\_sample\_dly}$  value because each SPI slave device has a different output delay and each application board may have different path delay. For more information about  $\text{rx\_sample\_dly}$ , see the *SPI Controller* chapter in the *Hard Processor System Technical Reference Manual*.

Figure 7. SPI Master Timing Diagram




Table 45. SPI Slave Timing Requirements for Cyclone V Devices


The setup and hold times can be used for Texas Instruments SSP mode and National Semiconductor Microwire mode.

Symbol	Description	Min	
$T_{clk}$	CLK clock period	20	
$T_s$	MOSI Setup time	5	
$T_h$	MOSI Hold time	5	
$T_{suss}$	Setup time SPI_SS valid before first clock edge	8	
$T_{hss}$	Hold time SPI_SS valid after last clock edge	8	
$T_d$	MISO output delay	—	





**Figure 8. SPI Slave Timing Diagram**



**Related Information**

[SPI Controller, Cyclone V Hard Processor System Technical Reference Manual](#)  
Provides more information about rx\_sample\_delay.

## SD/MMC Timing Characteristics

**Table 46. Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Cyclone V Devices**

After power up or cold reset, the Boot ROM uses  $drvsel = 3$  and  $smp1sel = 0$  to execute the code. At the same time, the SD, Identification Phase followed by the Data Phase. During this time, the value of interface output clock  $SDMMC\_CLK\_OUT$  changes (Identification Phase) up to a maximum of 12.5 MHz (Data Phase), depending on the internal reference clock  $SDMMC\_CLK$  and  $SDMMC\_CLK$  is based on the external oscillator frequency and has a maximum value of 50 MHz.

After the Boot ROM code exits and control is passed to the preloader, software can adjust the value of  $drvsel$  and  $smp1sel$  via registers.  $drvsel$  can be set from 1 to 7 and  $smp1sel$  can be set from 0 to 7. While the preloader is executing, the values for  $SDMMC\_CLK$  and  $SDMMC\_CLK\_OUT$  can be set to a maximum of 200 MHz and 50 MHz respectively.


Symbol	Description	Min	Max
$T_{sdmmc\_clk}$ (internal reference clock)	SDMMC_CLK clock period (Identification mode)	20	—
	SDMMC_CLK clock period (Default speed mode)	5	—
	SDMMC_CLK clock period (High speed mode)	5	—
$T_{sdmmc\_clk\_out}$ (interface output clock)	SDMMC_CLK_OUT clock period (Identification mode)	2500	—
	SDMMC_CLK_OUT clock period (Default speed mode)	40	—
	SDMMC_CLK_OUT clock period (High speed mode)	20	—
$T_{duty}$	SDMMC_CLK_OUT duty cycle	45	55
$T_d$	SDMMC_CMD/SDMMC_D output delay	$(T_{sdmmc\_clk} \times drvsel)/2 - 1.23$ <sup>(70)</sup>	$(T_{sdmmc\_clk} \times drvsel) \times 1.69$ <sup>(70)</sup>
$T_{su}$	Input setup time	$1.05 - (T_{sdmmc\_clk} \times smp1sel)/2$ <sup>(71)</sup>	—
$T_h$	Input hold time	$(T_{sdmmc\_clk} \times smp1sel)/2$ <sup>(71)</sup>	—

(70)  $drvsel$  is the drive clock phase shift select value.

(71)  $smp1sel$  is the sample clock phase shift select value.



**Figure 9. SD/MMC Timing Diagram**



**Related Information**

[Booting and Configuration Chapter, Cyclone V Hard Processor System Technical Reference Manual](#)  
 Provides more information about CSEL pin settings in the *SD/MMC Controller CSEL Pin Settings* table.


**USB Timing Characteristics**

PHYs that support LPM mode may not function properly with the USB controller due to a timing issue. Designers use the MicroChip USB3300 PHY device that has been proven to be successful on the device.

**Table 47. USB Timing Requirements for Cyclone V Devices**

Symbol	Description	Min	Typ	
$T_{clk}$	USB CLK clock period	—	16.67	
$T_d$	CLK to USB_STP/USB_DATA[7:0] output delay	4.4	—	
$T_{su}$	Setup time for USB_DIR/USB_NXT/USB_DATA[7:0]	2	—	
$T_h$	Hold time for USB_DIR/USB_NXT/USB_DATA[7:0]	1	—	

Figure 10. USB Timing Diagram




### Ethernet Media Access Controller (EMAC) Timing Characteristics

Table 48. Reduced Gigabit Media Independent Interface (RGMII) TX Timing Requirements for Cyclone V

Symbol	Description	Min	Typ
$T_{clk}$ (1000Base-T)	TX_CLK clock period	—	8
$T_{clk}$ (100Base-T)	TX_CLK clock period	—	40
$T_{clk}$ (10Base-T)	TX_CLK clock period	—	400
$T_{duty}$	TX_CLK duty cycle	45	—
$T_d$	TX_CLK to TXD/TX_CTL output data delay	-0.85	—


Figure 11. RGMII TX Timing Diagram



**Table 49. RGMII RX Timing Requirements for Cyclone V Devices**

Symbol	Description	Min	Typ
$T_{clk}$ (1000Base-T)	RX_CLK clock period	—	—
$T_{clk}$ (100Base-T)	RX_CLK clock period	—	—
$T_{clk}$ (10Base-T)	RX_CLK clock period	—	—
$T_{su}$	RX_D/RX_CTL setup time	1	—
$T_h$	RX_D/RX_CTL hold time	1	—


**Figure 12. RGMII RX Timing Diagram**



**Table 50. Management Data Input/Output (MDIO) Timing Requirements for Cyclone V Devices**

Symbol	Description	Min	Typ
$T_{clk}$	MDC clock period	—	400
$T_d$	MDC to MDIO output data delay	10	—
$T_s$	Setup time for MDIO data	10	—
$T_h$	Hold time for MDIO data	0	—

Figure 13. MDIO Timing Diagram




## I<sup>2</sup>C Timing Characteristics

Table 51. I<sup>2</sup>C Timing Requirements for Cyclone V Devices

Symbol	Description	Standard Mode		Fast
		Min	Max	Min
$T_{clk}$	Serial clock (SCL) clock period	10	—	2.5
$T_{clkhigh}$	SCL high time	4.7	—	0.6
$T_{clklow}$	SCL low time	4	—	1.3
$T_s$	Setup time for serial data line (SDA) data to SCL	0.25	—	0.1
$T_h$	Hold time for SCL to SDA data	0	3.45	0
$T_d$	SCL to SDA output data delay	—	0.2	—
$T_{su\_start}$	Setup time for a repeated start condition	4.7	—	0.6
$T_{hd\_start}$	Hold time for a repeated start condition	4	—	0.6
$T_{su\_stop}$	Setup time for a stop condition	4	—	0.6

**Figure 14. I<sup>2</sup>C Timing Diagram**



## NAND Timing Characteristics

**Table 52. NAND ONFI 1.0 Timing Requirements for Cyclone V Devices**

The NAND controller supports Open NAND FLASH Interface (ONFI) 1.0 Mode 5 timing as well as legacy NAND devices. This table lists the timing requirements for ONFI 1.0 mode 5 timing. The HPS NAND controller can meet this timing by programming the C4 output of the main HPS PLL and timing controller.

Symbol	Description	Min	Max
$T_{wp}^{(72)}$	Write enable pulse width	10	
$T_{wh}^{(72)}$	Write enable hold time	7	
$T_{rp}^{(72)}$	Read enable pulse width	10	
$T_{reh}^{(72)}$	Read enable hold time	7	
$T_{clesu}^{(72)}$	Command latch enable to write enable setup time	10	
$T_{cleh}^{(72)}$	Command latch enable to write enable hold time	5	
$T_{cesu}^{(72)}$	Chip enable to write enable setup time	15	
$T_{ceh}^{(72)}$	Chip enable to write enable hold time	5	
$T_{alesu}^{(72)}$	Address latch enable to write enable setup time	10	
$T_{aleh}^{(72)}$	Address latch enable to write enable hold time	5	
$T_{dsu}^{(72)}$	Data to write enable setup time	10	
$T_{dh}^{(72)}$	Data to write enable hold time	5	

<sup>(72)</sup> Timing of the NAND interface is controlled through the NAND configuration registers.

Symbol	Description	Min	
$T_{cea}$	Chip enable to data access time	—	
$T_{rea}$	Read enable to data access time	—	
$T_{rhz}$	Read enable to data high impedance	—	
$T_{rr}$	Ready to read enable low	20	

Figure 15. NAND Command Latch Timing Diagram








Figure 16. NAND Address Latch Timing Diagram






Figure 17. NAND Data Write Timing Diagram



**Figure 18. NAND Data Read Timing Diagram**



### Arm Trace Timing Characteristics

**Table 53. Arm Trace Timing Requirements for Cyclone V Devices**

Most debugging tools have a mechanism to adjust the capture point of trace data.

Description	Min	Max
CLK clock period	12.5	—
CLK maximum duty cycle	45	55
CLK to D0 –D7 output data delay	–1	1

### UART Interface

The maximum UART baud rate is 6.25 megasymbols per second.

### GPIO Interface

The minimum detectable general-purpose I/O (GPIO) pulse width is 2  $\mu$ s. The pulse width is based on frequency of 1 MHz.

## CAN Interface

The maximum controller area network (CAN) data rate is 1 Mbps.

## HPS JTAG Timing Specifications

**Table 54. HPS JTAG Timing Parameters and Values for Cyclone V Devices**

Symbol	Description	Min	
$t_{JCP}$	TCK clock period	30	
$t_{JCH}$	TCK clock high time	14	
$t_{JCL}$	TCK clock low time	14	
$t_{JPSU} (TDI)$	TDI JTAG port setup time	2	
$t_{JPSU} (TMS)$	TMS JTAG port setup time	3	
$t_{JPH}$	JTAG port hold time	5	
$t_{JPCO}$	JTAG port clock to output	—	
$t_{JPZX}$	JTAG port high impedance to valid output	—	
$t_{JPXZ}$	JTAG port valid output to high impedance	—	

## Configuration Specifications

This section provides configuration specifications and timing for Cyclone V devices.

---

(73) A 1-ns adder is required for each  $V_{CCIO\_HPS}$  voltage step down from 3.0 V. For example,  $t_{JPCO} = 13$  ns if  $V_{CCIO} = 2.5$  V, or 14 ns if it equals 1.8 V.



## POR Specifications

**Table 55. Fast and Standard POR Delay Specification for Cyclone V Devices**

POR Delay	Minimum	Maximum
Fast	4	12 <sup>(74)</sup>
Standard	100	300

### Related Information

#### MSEL Pin Settings

Provides more information about POR delay based on MSEL pin settings for each configuration sch

## FPGA JTAG Configuration Timing

**Table 56. FPGA JTAG Timing Parameters and Values for Cyclone V Devices**

Symbol	Description	Min	Max
$t_{JCP}$	TCK clock period	30, 167 <sup>(75)</sup>	
$t_{JCH}$	TCK clock high time	14	
$t_{JCL}$	TCK clock low time	14	
$t_{JPSU}$ (TDI)	TDI JTAG port setup time	1	
$t_{JPSU}$ (TMS)	TMS JTAG port setup time	3	
$t_{JPH}$	JTAG port hold time	5	

<sup>(74)</sup> The maximum pulse width of the fast POR delay is 12 ms, providing enough time for the PCIe hard IP to initia

<sup>(75)</sup> The minimum TCK clock period is 167 ns if  $V_{CCBAT}$  is within the range 1.2 V – 1.5 V when you perform the vol

Symbol	Description	Min	
t <sub>JPCO</sub>	JTAG port clock to output	—	
t <sub>JPZX</sub>	JTAG port high impedance to valid output	—	
t <sub>JPXZ</sub>	JTAG port valid output to high impedance	—	

## FPP Configuration Timing

### DCLK-to-DATA[ ] Ratio (r) for FPP Configuration

Fast passive parallel (FPP) configuration requires a different DCLK-to-DATA[ ] ratio when you turn on the configuration data compression feature.

Depending on the DCLK-to-DATA[ ] ratio, the host must send a DCLK frequency that is  $r$  times the DATA[ ] rate in Wps. For example, in FPP ×16 where the  $r$  is 2, the DCLK frequency must be 2 times the DATA[ ] rate in Wps.

Cyclone V devices use additional clock cycles to decrypt and decompress the configuration data. If the DCLK-to-DATA[ ] ratio is greater than 1, at the end of configuration, you can only stop the DCLK (DCLK-to-DATA[ ] ratio) when the last data is latched into the Cyclone V device.

**Table 57. DCLK-to-DATA[ ] Ratio for Cyclone V Devices**

The specifications in this table are not applicable to Cyclone V QS package.

Configuration Scheme	Encryption	Compression	
FPP (8-bit wide)	Off	Off	
	On	Off	
	Off	On	
	On	On	
FPP (16-bit wide)	Off	Off	

(76) A 1-ns adder is required for each VCCIO voltage step down from 3.0 V. For example, t<sub>JPCO</sub> = 13 ns if VCCIO = 2.5 V, or 14 ns if it equals 1.8 V.

Configuration Scheme	Encryption	Compression	D
	On	Off	
	Off	On	
	On	On	

### FPP Configuration Timing when DCLK-to-DATA[] = 1

When you enable decompression or the design security feature, the DCLK-to-DATA[] ratio varies for the respective DCLK-to-DATA[] ratio, refer to the *DCLK-to-DATA[] Ratio for Cyclone V Devices* table.

**Table 58. FPP Timing Parameters When DCLK-to-DATA[] Ratio is 1 for Cyclone V Devices**

The specifications in this table are not applicable to Cyclone V QS package.

Symbol	Parameter	Minimum	Unit
t <sub>CF2CD</sub>	nCONFIG low to CONF_DONE low	—	
t <sub>CF2ST0</sub>	nCONFIG low to nSTATUS low	—	
t <sub>CFG</sub>	nCONFIG low pulse width	2	ns
t <sub>STATUS</sub>	nSTATUS low pulse width	268	ns
t <sub>CF2ST1</sub>	nCONFIG high to nSTATUS high	—	
t <sub>CF2CK</sub> <sup>(79)</sup>	nCONFIG high to first rising edge on DCLK	1506	ns
t <sub>ST2CK</sub> <sup>(79)</sup>	nSTATUS high to first rising edge of DCLK	2	ns
t <sub>DSU</sub>	DATA[] setup time before rising edge on DCLK	5.5	ns
t <sub>DH</sub>	DATA[] hold time after rising edge on DCLK	0	ns
t <sub>CH</sub>	DCLK high time	0.45 × 1/f <sub>MAX</sub>	ns

(77) You can obtain this value if you do not delay configuration by extending the nCONFIG or the nSTATUS low pulse.

(78) You can obtain this value if you do not delay configuration by externally holding the nSTATUS low.

(79) If nSTATUS is monitored, follow the t<sub>ST2CK</sub> specification. If nSTATUS is not monitored, follow the t<sub>CF2CK</sub> specification.

Symbol	Parameter	Minimum
t <sub>CL</sub>	DCLK low time	$0.45 \times 1/f_{MAX}$
t <sub>CLK</sub>	DCLK period	$1/f_{MAX}$
f <sub>MAX</sub>	DCLK frequency (FPP ×8/ ×16)	—
t <sub>CD2UM</sub>	CONF_DONE high to user mode <sup>(80)</sup>	175
t <sub>CD2CU</sub>	CONF_DONE high to CLKUSR enabled	4× maximum DCLK period
t <sub>CD2UMC</sub>	CONF_DONE high to user mode with CLKUSR option on	t <sub>CD2CU</sub> + (T <sub>init</sub> × CLKUSR period)
T <sub>init</sub>	Number of clock cycles required for device initialization	8,576

#### Related Information

- [FPP Configuration Timing](#)  
Provides the FPP configuration timing waveforms.
- [DCLK-to-DATA\[\] Ratio \(r\) for FPP Configuration](#) on page 69

### FPP Configuration Timing when DCLK-to-DATA[] >1

**Table 59. FPP Timing Parameters When DCLK-to-DATA[] Ratio is >1 for Cyclone V Devices**

The specifications in this table are not applicable to Cyclone V QS package.

Use these timing parameters when you use the decompression and design security features.

Symbol	Parameter	Minimum
t <sub>CF2CD</sub>	nCONFIG low to CONF_DONE low	—
t <sub>CF2ST0</sub>	nCONFIG low to nSTATUS low	—
t <sub>CFG</sub>	nCONFIG low pulse width	2
t <sub>STATUS</sub>	nSTATUS low pulse width	268

(80) The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for

(81) This value can be obtained if you do not delay configuration by extending the nCONFIG or nSTATUS low pul



Symbol	Parameter	Minimum	
$t_{CF2ST1}$	nCONFIG high to nSTATUS high	—	
$t_{CF2CK}^{(83)}$	nCONFIG high to first rising edge on DCLK	1506	
$t_{ST2CK}^{(83)}$	nSTATUS high to first rising edge of DCLK	2	
$t_{DSU}$	DATA[ ] setup time before rising edge on DCLK	5.5	
$t_{DH}$	DATA[ ] hold time after rising edge on DCLK	$N - 1/f_{DCLK}^{(84)}$	
$t_{CH}$	DCLK high time	$0.45 \times 1/f_{MAX}$	
$t_{CL}$	DCLK low time	$0.45 \times 1/f_{MAX}$	
$t_{CLK}$	DCLK period	$1/f_{MAX}$	
$f_{MAX}$	DCLK frequency (FPP $\times 8/ \times 16$ )	—	
$t_R$	Input rise time	—	
$t_F$	Input fall time	—	
$t_{CD2UM}$	CONF_DONE high to user mode <sup>(85)</sup>	175	
$t_{CD2CU}$	CONF_DONE high to CLKUSR enabled	4 $\times$ maximum DCLK period	
$t_{CD2UMC}$	CONF_DONE high to user mode with CLKUSR option on	$t_{CD2CU} + (T_{init} \times CLKUSR \text{ period})$	
$T_{init}$	Number of clock cycles required for device initialization	8,576	

### Related Information

#### FPP Configuration Timing

Provides the FPP configuration timing waveforms.

(82) This value can be obtained if you do not delay configuration by externally holding nSTATUS low.

(83) If nSTATUS is monitored, follow the  $t_{ST2CK}$  specification. If nSTATUS is not monitored, follow the  $t_{CF2CK}$  specification.

(84)  $N$  is the DCLK-to-DATA[ ] ratio and  $f_{DCLK}$  is the DCLK frequency of the system.

(85) The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initialization.

## Active Serial (AS) Configuration Timing

**Table 60. AS Timing Parameters for AS ×1 and ×4 Configurations in Cyclone V Devices (For Non Cy**

The minimum and maximum numbers apply to both the internal oscillator and CLKUSR when either one is used as the clock source.

The  $t_{CF2CD}$ ,  $t_{CF2ST0}$ ,  $t_{CFG}$ ,  $t_{STATUS}$ , and  $t_{CF2ST1}$  timing parameters are identical to the timing parameters for passive serial (PS) mode in the *Timing Parameters for Cyclone V Devices* table. You can obtain the  $t_{CF2ST1}$  value if you do not delay configuration by externally holding nSTATUS low.

Symbol	Parameter	Condition	Minimum
$t_{CO}$ <sup>(86)</sup>	DCLK falling edge to the AS_DATA[3:0]/ASDO output	—	—
$t_{SU}$ <sup>(87)</sup>	Data setup time before the falling edge on DCLK	—	1.5
$t_{DH}$ <sup>(87)</sup>	Data hold time after the falling edge on DCLK	-6 speed grade	2.3 <sup>(88)</sup>
		-7 or -8 speed grades	2.9 <sup>(89)</sup> /2.7 <sup>(88)</sup>
$t_{CD2UM}$	CONF_DONE high to user mode	—	175
$t_{CD2CU}$	CONF_DONE high to CLKUSR enabled	—	4 × maximum DCLK period
$t_{CD2UMC}$	CONF_DONE high to user mode with CLKUSR option on	—	$t_{CD2CU} + (T_{init} \times \text{CLKUSR period})$
$T_{init}$	Number of clock cycles required for device initialization	—	8,576

<sup>(86)</sup> Load capacitance for DCLK = 6 pF and AS\_DATA/ASDO = 8 pF. Intel recommends obtaining the  $t_{CO}$  for a given board (including transmission lines, connectors, termination resistors, and other components) through IBIS or HSPICE simulation.

<sup>(87)</sup> To evaluate the data setup ( $t_{SU}$ ) and data hold time ( $t_{DH}$ ) slack on your board in order to ensure you are meeting the timing requirement, Intel recommends following the guideline in the "Evaluating Data Setup and Hold Timing Slack" section of the *FPGA Configuration Device Migration Guideline*.

<sup>(88)</sup> Specification for the commercial grade devices.

<sup>(89)</sup> Specification for the industrial and automotive grade devices.

**Table 61. AS Timing Parameters for AS x1 and x4 Configurations in Cyclone V Devices (For Cyclone V Devices)**

The minimum and maximum numbers apply to both the internal oscillator and CLKUSR when either one is used as the clock source.

The  $t_{CF2CD}$ ,  $t_{CF2ST0}$ ,  $t_{CFG}$ ,  $t_{STATUS}$ , and  $t_{CF2ST1}$  timing parameters are identical to the timing parameters for passive serial (PS) mode for Cyclone V Devices table. You can obtain the  $t_{CF2ST1}$  value if you do not delay configuration by externally holding  $nSTATUS$  low.

Symbol	Parameter	Condition	Minimum
$t_{CO}$	DCLK falling edge to the AS_DATA[3:0]/ASDO output	—	-1.3
$t_{SU}$	Data setup time before the falling edge on DCLK	—	2.9
$t_{DH}$	Data hold time after the falling edge on DCLK	-6 speed grade	0.5 <sup>(88)</sup>
		-7 or -8 speed grades	1.3 <sup>(90)</sup> /1.1 <sup>(88)</sup>
$t_{CD2UM}$	CONF_DONE high to user mode	—	175
$t_{CD2CU}$	CONF_DONE high to CLKUSR enabled	—	4 × maximum DCLK period
$t_{CD2UMC}$	CONF_DONE high to user mode with CLKUSR option on	—	$t_{CD2CU} + (T_{init} \times \text{CLKUSR period})$
$T_{init}$	Number of clock cycles required for device initialization	—	8,576

#### Related Information

- [Passive Serial \(PS\) Configuration Timing](#) on page 75
- [AS Configuration Timing](#)  
Provides the AS configuration timing waveform.
- [Evaluating Data Setup and Hold Timing Slack](#) chapter, AN822: Intel FPGA Configuration Device M

<sup>(90)</sup> Specification for the industrial grade devices.

## DCLK Frequency Specification in the AS Configuration Scheme

**Table 62. DCLK Frequency Specification in the AS Configuration Scheme**

The specifications in this table are applicable to both Cyclone V QS and non QS packages.

This table lists the internal clock frequency specification for the AS configuration scheme. The DCLK frequency specification applies to the internal clock oscillator as the configuration clock source. The AS multi-device configuration scheme does not support DCLK frequency of 100 MHz.

Parameter	Minimum	Typical	Maximum
DCLK frequency in AS configuration scheme	5.3	7.9	12.5
	10.6	15.7	25.0
	21.3	31.4	50.0
	42.6	62.9	100.0

## Passive Serial (PS) Configuration Timing

**Table 63. PS Timing Parameters for Cyclone V Devices**

The specifications in this table are not applicable to Cyclone V QS package.

Symbol	Parameter	Minimum	Maximum
t <sub>CF2CD</sub>	nCONFIG low to CONF_DONE low	—	—
t <sub>CF2ST0</sub>	nCONFIG low to nSTATUS low	—	—
t <sub>CFG</sub>	nCONFIG low pulse width	2	—
t <sub>STATUS</sub>	nSTATUS low pulse width	268	—
t <sub>CF2ST1</sub>	nCONFIG high to nSTATUS high	—	—
t <sub>CF2CK</sub> <sup>(93)</sup>	nCONFIG high to first rising edge on DCLK	1506	—

(91) You can obtain this value if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse.

(92) You can obtain this value if you do not delay configuration by externally holding nSTATUS low.

(93) If nSTATUS is monitored, follow the t<sub>ST2CK</sub> specification. If nSTATUS is not monitored, follow the t<sub>CF2CK</sub> specification.



Symbol	Parameter	Minimum	Maximum
$t_{ST2CK}^{(93)}$	nSTATUS high to first rising edge of DCLK	2	
$t_{DSU}$	DATA[ ] setup time before rising edge on DCLK	5.5	
$t_{DH}$	DATA[ ] hold time after rising edge on DCLK	0	
$t_{CH}$	DCLK high time	$0.45 \times 1/f_{MAX}$	
$t_{CL}$	DCLK low time	$0.45 \times 1/f_{MAX}$	
$t_{CLK}$	DCLK period	$1/f_{MAX}$	
$f_{MAX}$	DCLK frequency	—	
$t_{CD2UM}$	CONF_DONE high to user mode <sup>(94)</sup>	175	
$t_{CD2CU}$	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	
$t_{CD2UMC}$	CONF_DONE high to user mode with CLKUSR option on	$t_{CD2CU} + (T_{init} \times \text{CLKUSR period})$	
$T_{init}$	Number of clock cycles required for device initialization	8,576	

### Related Information

#### PS Configuration Timing

Provides the PS configuration timing waveform.

---

<sup>(94)</sup> The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initialization.

## Initialization

**Table 64. Initialization Clock Source Option and the Maximum Frequency for Cyclone V Devices**

Initialization Clock Source	Configuration Scheme	Maximum Frequency (MHz)	Min
Internal Oscillator	AS, PS, and FPP	12.5	
CLKUSR <sup>(95)</sup>	PS and FPP	125	
	AS	100	
DCLK	PS and FPP	125	

## Configuration Files

**Table 65. Uncompressed .rbf Sizes for Cyclone V Devices**

Use this table to estimate the file size before design compilation. Different configuration file formats, such as a hexadecimal file format, have different file sizes.

For the different types of configuration file and file sizes, refer to the Intel Quartus Prime software. However, for a specific version of software, any design targeted for the same device has the same uncompressed configuration file size.

The IOCSR raw binary file (.rbf) size is specifically for the Configuration via Protocol (CvP) feature.

Variant	Member Code	Configuration .rbf Size (bits)	IOCSR .rbf Size (bits)	Min
Cyclone V E <sup>(97)</sup>	A2	21,061,280	275,608	
	A4	21,061,280	275,608	
	A5	33,958,560	322,072	
	A7	56,167,552	435,288	

<sup>(95)</sup> To enable CLKUSR as the initialization clock source, turn on the **Enable user-supplied start-up clock (CLKUSR)** option in the Quartus Prime software from the **General** panel of the **Device and Pin Options** dialog box.

<sup>(96)</sup> The recommended EPCQ serial configuration devices are able to store more than one image.

<sup>(97)</sup> No PCIe hard IP, configuration via protocol (CvP) is not supported in this family.

Variant	Member Code	Configuration .rbf Size (bits)	IOCSR .rbf Size (bits)	Re C
	A9	102,871,776	400,408	
Cyclone V GX	C3	14,510,912	320,280	
	C4	33,958,560	322,072	
	C5	33,958,560	322,072	
	C7	56,167,552	435,288	
	C9	102,871,776	400,408	
Cyclone V GT	D5	33,958,560	322,072	
	D7	56,167,552	435,288	
	D9	102,871,776	400,408	
Cyclone V SE <sup>(97)</sup>	A2	33,958,560	322,072	
	A4	33,958,560	322,072	
	A5	56,057,632	324,888	
	A6	56,057,632	324,888	
Cyclone V SX	C2	33,958,560	322,072	
	C4	33,958,560	322,072	
	C5	56,057,632	324,888	
	C6	56,057,632	324,888	
Cyclone V ST	D5	56,057,632	324,888	
	D6	56,057,632	324,888	

---

(96) The recommended EPCQ serial configuration devices are able to store more than one image.

## Minimum Configuration Time Estimation

**Table 66. Minimum Configuration Time Estimation for Cyclone V Devices**

The estimated values are based on the configuration .rbf sizes in *Uncompressed .rbf Sizes for Cyclone V Devices* table.

Variant	Member Code	Active Serial <sup>(98)</sup>			Fast Passi	
		Width	DCLK (MHz)	Minimum Configuration Time (ms)	Width	DCLK (M
Cyclone V E	A2	4	100	53	16	125
	A4	4	100	53	16	125
	A5	4	100	85	16	125
	A7	4	100	140	16	125
	A9	4	100	257	16	125
Cyclone V GX	C3	4	100	36	16	125
	C4	4	100	85	16	125
	C5	4	100	85	16	125
	C7	4	100	140	16	125
	C9	4	100	257	16	125
Cyclone V GT	D5	4	100	85	16	125
	D7	4	100	140	16	125
	D9	4	100	257	16	125
Cyclone V SE	A2	4	100	85	16	125
	A4	4	100	85	16	125
	A5	4	100	140	16	125
	A6	4	100	140	16	125

<sup>(98)</sup> DCLK frequency of 100 MHz using external CLKUSR.

<sup>(99)</sup> Maximum FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.





Variant	Member Code	Active Serial <sup>(98)</sup>			Fast Passive	
		Width	DCLK (MHz)	Minimum Configuration Time (ms)	Width	DCLK (MHz)
Cyclone V SX	C2	4	100	85	16	125
	C4	4	100	85	16	125
	C5	4	100	140	16	125
	C6	4	100	140	16	125
Cyclone V ST	D5	4	100	140	16	125
	D6	4	100	140	16	125

### Related Information

[Configuration Files](#) on page 77

## Remote System Upgrades

**Table 67. Remote System Upgrade Circuitry Timing Specifications for Cyclone V Devices**

Parameter	Minimum
$t_{RU\_nCONFIG}^{(100)}$	250
$t_{RU\_nRSTIMER}^{(101)}$	250

<sup>(98)</sup> DCLK frequency of 100 MHz using external CLKUSR.

<sup>(99)</sup> Maximum FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.

<sup>(100)</sup> This is equivalent to strobing the reconfiguration input of the Remote Update Intel FPGA IP core high for the minimum specification.

<sup>(101)</sup> This is equivalent to strobing the reset timer input of the Remote Update Intel FPGA IP core high for the minimum specification.

### Related Information

- [Remote System Upgrade State Machine](#)  
Provides more information about configuration reset (RU\_CONFIG) signal.
- [User Watchdog Timer](#)  
Provides more information about `reset_timer` (RU\_nRSTIMER) signal.

## User Watchdog Internal Oscillator Frequency Specifications

**Table 68. User Watchdog Internal Oscillator Frequency Specifications for Cyclone V Devices**

Parameter	Minimum	Typical	Maximum
User watchdog internal oscillator frequency	5.3	7.9	12.5

## I/O Timing

Intel offers two ways to determine I/O timing—the Excel-based I/O timing and the Intel Quartus Prime Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. To get an estimate of the timing budget as part of the link timing analysis, use the Excel-based I/O timing spreadsheet prior to designing the FPGA.

The Intel Quartus Prime Timing Analyzer provides a more accurate and precise I/O timing data based on the actual design after you complete place-and-route.

### Related Information

[Cyclone V I/O Timing Spreadsheet](#)

Provides the Cyclone V Excel-based I/O timing spreadsheet.

## Programmable IOE Delay

**Table 69. I/O element (IOE) Programmable Delay for Cyclone V Devices**

Parameter <sup>(102)</sup>	Available Settings	Minimum Offset <sup>(103)</sup>	Fast Model		Slow Model			
			Industrial	Commercial	-C6	-C7	-C8	-I7
D1	32	0	0.508	0.517	0.971	1.187	1.194	1.179
D3	8	0	1.761	1.793	3.291	4.022	3.961	3.999
D4	32	0	0.510	0.519	1.180	1.187	1.195	1.180
D5	32	0	0.508	0.517	0.970	1.186	1.194	1.179

## Programmable Output Buffer Delay

**Table 70. Programmable Output Buffer Delay for Cyclone V Devices**

This table lists the delay chain settings that control the rising and falling edge delays of the output buffer.

You can set the programmable output buffer delay in the Intel Quartus Prime software by setting the **Output Buffer Delay Control** to positive, negative, or both edges, with the specific values stated here (in ps) for the **Output Buffer Delay** assignment.



Symbol	Parameter	Typical
D <sub>OUTBUF</sub>	Rising and/or falling edge delay	0 (default)
		50
		100
		150



<sup>(102)</sup> You can set this value in the Intel Quartus Prime software by selecting **D1**, **D3**, **D4**, and **D5** in the **Assignment Editor**.


<sup>(103)</sup> Minimum offset does not include the intrinsic delay.

## Glossary


Table 71. Glossary

Term	Definition
Differential I/O standards	<p>Receiver Input Waveforms</p> <p><b>Single-Ended Waveform</b></p>  <p>The diagram shows a signal waveform that crosses a horizontal dashed line representing the common-mode voltage <math>V_{CM}</math>. The signal is positive relative to ground during the rising edge and negative during the falling edge. The differential voltage <math>V_{ID}</math> is indicated as the vertical distance between the signal and the ground line during the flat portion of the waveform.</p> <p><b>Differential Waveform</b></p>  <p>The diagram shows two signal waveforms that are mirror images of each other across a horizontal dashed line representing the common-mode voltage. The differential voltage <math>V_{ID}</math> is indicated as the vertical distance between the two signals during the flat portion of the waveform.</p> <p>Transmitter Output Waveforms</p> <p>Positive Negative Ground p - n =</p>

Term	Definition
	<p><b>Single-Ended Waveform</b></p>  <p><b>Differential Waveform</b></p> 
$f_{HSCLK}$	Left/right PLL input clock frequency.
$f_{HSDR}$	High-speed I/O block—Maximum/minimum LVDS data transfer rate ( $f_{HSDR} = 1/TUI$ ).
J	High-speed I/O block—Deserialization factor (width of parallel data bus).
JTAG timing specifications	JTAG Timing Specifications

Term	Definition
	 <p>The diagram shows the timing relationships between JTAG signals TMS, TDI, TCK, and TDO. TMS and TDI are shown as square waves. TCK is a clock signal. TDO is the data output signal. Time intervals are defined as follows:</p> <ul style="list-style-type: none"> <li><math>t_{JCP}</math>: Time from the rising edge of TCK to the rising edge of TMS.</li> <li><math>t_{JCH}</math>: Time from the rising edge of TCK to the rising edge of TDI.</li> <li><math>t_{JCL}</math>: Time from the rising edge of TCK to the falling edge of TDI.</li> <li><math>t_{JPCO}</math>: Time from the rising edge of TCK to the rising edge of TDO.</li> <li><math>t_{JPSU}</math>: Time from the rising edge of TCK to the rising edge of TDO.</li> <li><math>t_{JPH}</math>: Time from the rising edge of TCK to the falling edge of TDO.</li> <li><math>t_{JPZ}</math>: Time from the rising edge of TCK to the rising edge of TDO.</li> </ul>
PLL specifications	Diagram of PLL specifications

Term	Definition
	<p><b>Legend</b>  <span style="background-color: #ADD8E6; border: 1px solid black; display: inline-block; width: 15px; height: 10px; vertical-align: middle;"></span> Reconfigurable in User Mode</p> <p><b>Note:</b>            (1) Core Clock can only be fed by dedicated clock input pins or PLL outputs.</p>
R <sub>L</sub>	Receiver differential input discrete resistor (external to the Cyclone V device).
Sampling window (SW)	<p>Timing diagram—The period of time during which the data must be valid in order to capture it correctly. To determine the ideal strobe position in the sampling window, as shown:</p>

Term	Definition
Single-ended voltage referenced I/O standard	<p>The JEDEC standard for the SSTL and HSTL I/O defines both the AC and DC input signal values. The AC levels at which the receiver must meet its timing specifications. The DC values indicate the voltage level the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver interprets the new logic state. The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach provides predictable receiver timing in the presence of input waveform ringing.</p> <p>Single-Ended Voltage Referenced I/O Standard</p> 
$t_c$	High-speed receiver/transmitter input and output clock period.
TCCS (channel-to-channel-skew)	The timing difference between the fastest and slowest output edges, including the $t_{CO}$ variation and clock jitter, by the same PLL. The clock is included in the TCCS measurement (refer to the Timing Diagram figure u
$t_{DUTY}$	High-speed I/O block—Duty cycle on high-speed transmitter output clock.
$t_{FALL}$	Signal high-to-low transition time (80–20%)
$t_{INCCJ}$	Cycle-to-cycle jitter tolerance on the PLL clock input



Term	Definition
$t_{\text{OUTPJ\_IO}}$	Period jitter on the GPIO driven by a PLL
$t_{\text{OUTPJ\_DC}}$	Period jitter on the dedicated clock output driven by a PLL
$t_{\text{RISE}}$	Signal low-to-high transition time (20–80%)
Timing Unit Interval (TUI)	The timing budget allowed for skew, propagation delays, and the data sampling window. (TUI = 1/(Receiver Multiplication Factor) = $t_c/w$ )
$V_{\text{CM(DC)}}$	DC common mode input voltage.
$V_{\text{ICM}}$	Input common mode voltage—The common mode of the differential signal at the receiver.
$V_{\text{ID}}$	Input differential voltage swing—The difference in voltage between the positive and complementary conductors at the transmission at the receiver.
$V_{\text{DIF(AC)}}$	AC differential input voltage—Minimum AC input differential voltage required for switching.
$V_{\text{DIF(DC)}}$	DC differential input voltage— Minimum DC input differential voltage required for switching.
$V_{\text{IH}}$	Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as high.
$V_{\text{IH(AC)}}$	High-level AC input voltage
$V_{\text{IH(DC)}}$	High-level DC input voltage
$V_{\text{IL}}$	Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as low.
$V_{\text{IL(AC)}}$	Low-level AC input voltage
$V_{\text{IL(DC)}}$	Low-level DC input voltage
$V_{\text{OCM}}$	Output common mode voltage—The common mode of the differential signal at the transmitter.
$V_{\text{OD}}$	Output differential voltage swing—The difference in voltage between the positive and complementary conductors at the transmission line at the transmitter.
$V_{\text{SWING}}$	Differential input voltage
$V_{\text{X}}$	Input differential cross point voltage
$V_{\text{OX}}$	Output differential cross point voltage
W	High-speed I/O block—Clock boost factor

## Document Revision History for Cyclone V Device Datasheet

Document Version	Changes
2019.11.27	<ul style="list-style-type: none"> <li>Updated <math>t_{CO}</math> parameter in the <i>AS Timing Parameters for AS ×1 and ×4 Configurations in Cyclone V Devices (For Non</i></li> <li>Added active serial (AS) configuration timing for Cyclone V QS package.</li> <li>Added a note to indicate that the specifications are not applicable to Cyclone V QS package in the following tables: <ul style="list-style-type: none"> <li>– <i>DCLK-to-DATA[] Ratio for Cyclone V Devices</i></li> <li>– <i>FPP Timing Parameters When DCLK-to-DATA[] Ratio is 1 for Cyclone V Devices</i></li> <li>– <i>FPP Timing Parameters When DCLK-to-DATA[] Ratio is &gt;1 for Cyclone V Devices</i></li> <li>– <i>PS Timing Parameters for Cyclone V Devices</i></li> </ul> </li> <li>Added a note to indicate that the specifications are applicable to both Cyclone V QS and non QS packages in the <i>DCLK-to-DATA[] Ratio for Cyclone V Devices</i> and <i>AS Configuration Scheme</i> table.</li> </ul>
2019.01.25	<ul style="list-style-type: none"> <li>Changed "VCO post-scale counter <math>\kappa</math> value" to "VCO post divider value" in the <math>f_{VCO}</math> note in the <i>PLL Specifications for Cyclone V Devices</i> table.</li> <li>Updated the <i>AS Timing Parameters for AS ×1 and ×4 Configurations in Cyclone V Devices</i> table. <ul style="list-style-type: none"> <li>– Updated <math>t_{DH}</math> specifications. These specifications are applicable to the commercial, industrial, and automotive grade devices.</li> <li>– Added note to <math>t_{CO}</math> and <math>t_{SU}</math>.</li> </ul> </li> </ul>
2018.05.07	<ul style="list-style-type: none"> <li>Added description about the low-power option ("L" suffix) for Cyclone V SE and SX devices.</li> <li>Added the <i>Cyclone V Devices Overshoot Duration</i> diagram.</li> <li>Removed the description on SD/MMC interface calibration support in the <i>Secure Digital (SD)/MultiMediaCard (MMC) Timing Parameters for Cyclone V Devices</i> table. This feature is currently supported in the preloader.</li> <li>Removed the note to Cyclone V SE A2 and A4 devices, and Cyclone V SX C2 and C4 devices in the <i>Uncompressed .rbf File Format</i> table. These devices are currently supported in the Intel Quartus Prime software.</li> <li>Removed PowerPlay text from tool name.</li> <li>Updated the IP name from ALTREMOTE_UPDATE to Remote Update Intel FPGA IP.</li> <li>Rebranded as Intel.</li> <li>Added the Low Power Variants table and the estimating power consumption steps to the "Cyclone V Device Datasheet" table.</li> <li>Updated the minimum value for <math>t_{DH}</math> to 2.5 for -6 speed grade/2.9 for -7 and -8 speed grade.</li> </ul>



Date	Version	Changes
December 2016	2016.12.09	<ul style="list-style-type: none"> <li>• Updated <math>V_{ICM}</math> (AC coupled) specifications for 1.5 V PCML in Receiver Specifications for Cyclone V Devices table.</li> <li>• Added maximum specification for <math>T_d</math> in Management Data Input/Output (MDIO) Timing Requirements for Cyclone V Devices table.</li> <li>• Updated <math>T_{init}</math> specifications in the following tables:               <ul style="list-style-type: none"> <li>– FPP Timing Parameters When DCLK-to-DATA[] Ratio is 1 for Cyclone V Devices</li> <li>– FPP Timing Parameters When DCLK-to-DATA[] Ratio is &gt;1 for Cyclone V Devices</li> <li>– AS Timing Parameters for AS ×1 and ×4 Configurations in Cyclone V Devices</li> <li>– PS Timing Parameters for Cyclone V Devices</li> </ul> </li> </ul>
June 2016	2016.06.10	<ul style="list-style-type: none"> <li>• Changed pin capacitance to maximum values.</li> <li>• Updated SPI Master Timing Requirements for Cyclone V Devices table.               <ul style="list-style-type: none"> <li>– Added <math>T_{su}</math> and <math>T_h</math> specifications.</li> <li>– Removed <math>T_{dinmax}</math> specifications.</li> </ul> </li> <li>• Updated SPI Master Timing Diagram.</li> <li>• Updated <math>T_{clk}</math> spec from maximum to minimum in I<sup>2</sup>C Timing Requirements for Cyclone V Devices table.</li> </ul>
December 2015	2015.12.04	<ul style="list-style-type: none"> <li>• Updated Quad Serial Peripheral Interface (SPI) Flash Timing Requirements for Cyclone V Devices table.               <ul style="list-style-type: none"> <li>– Updated <math>F_{clk}</math>, <math>T_{dutycycle}</math>, and <math>T_{dssfrst}</math> specifications.</li> <li>– Added <math>T_{qspi\_clk}</math>, <math>T_{din\_start}</math>, and <math>T_{din\_end}</math> specifications.</li> <li>– Removed <math>T_{dinmax}</math> specifications.</li> </ul> </li> <li>• Updated the minimum specification for <math>T_{clk}</math> to 16.67 ns and removed the maximum specification for <math>T_{clk}</math> in Timing Requirements for Cyclone V Devices table.</li> <li>• Updated Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Cyclone V Devices table.               <ul style="list-style-type: none"> <li>– Updated <math>T_{clk}</math> to <math>T_{sdmmc\_clk\_out}</math> symbol.</li> <li>– Updated <math>T_{sdmmc\_clk\_out}</math> and <math>T_d</math> specifications.</li> <li>– Added <math>T_{sdmmc\_clk}</math>, <math>T_{su}</math>, and <math>T_h</math> specifications.</li> <li>– Removed <math>T_{dinmax}</math> specifications.</li> </ul> </li> <li>• Updated the following diagrams:               <ul style="list-style-type: none"> <li>– Quad SPI Flash Timing Diagram</li> <li>– SD/MMC Timing Diagram</li> </ul> </li> <li>• Updated configuration .rbf sizes for Cyclone V devices.</li> <li>• Changed instances of <i>Quartus II</i> to <i>Quartus Prime</i>.</li> </ul>

Date	Version	Changes
June 2015	2015.06.12	<ul style="list-style-type: none"> <li>• Updated the supported data rates for the following output standards using true LVDS output standards in the Speed I/O Specifications for Cyclone V Devices table:               <ul style="list-style-type: none"> <li>– True RSDS output standard: data rates of up to 360 Mbps</li> <li>– True mini-LVDS output standard: data rates of up to 400 Mbps</li> </ul> </li> <li>• Changed Queued Serial Peripheral Interface (QSPI) to Quad Serial Peripheral Interface (QSPI)</li> <li>• Updated <math>T_h</math> location in I<sup>2</sup>C Timing Diagram.</li> <li>• Updated <math>T_{wp}</math> location in NAND Address Latch Timing Diagram.</li> <li>• Updated the maximum value for <math>t_{CO}</math> from 4 ns to 2 ns in AS Timing Parameters for AS x3 and AS x4 Cyclone V Devices table.</li> <li>• Moved the following timing diagrams to the Configuration, Design Security, and Remote Security for Cyclone V Devices chapter.               <ul style="list-style-type: none"> <li>– FPP Configuration Timing Waveform When DCLK-to-DATA[] Ratio is 1</li> <li>– FPP Configuration Timing Waveform When DCLK-to-DATA[] Ratio is &gt;1</li> <li>– AS Configuration Timing Waveform</li> <li>– PS Configuration Timing Waveform</li> </ul> </li> </ul>
March 2015	2015.03.31	<ul style="list-style-type: none"> <li>• Added <math>V_{CC}</math> specifications for devices with internal scrubbing feature (with SC suffix) in Register File Specifications table.</li> <li>• Corrected the unit for <math>t_{DH}</math> from ns to s in FPP Timing Parameters When DCLK-to-DATA[] Ratio is &gt;1 table.</li> </ul>
January 2015	2015.01.23	<ul style="list-style-type: none"> <li>• Updated the transceiver specification for Cyclone V ST from 5 Gbps to 6.144 Gbps. Updated the following tables:               <ul style="list-style-type: none"> <li>– Transceiver Power Supply Operating Conditions for Cyclone V GX, GT, SX, and ST Devices</li> <li>– Transceiver Specifications for Cyclone V GX, GT, SX, and ST Devices</li> <li>– Transceiver Compliance Specification for All Supported Protocol for Cyclone V Devices</li> </ul> </li> <li>• Updated the description for <math>V_{CC\_AUX\_SHARED}</math> to “HPS auxiliary power supply”. Added a note that <math>V_{CC\_AUX\_SHARED}</math> must be powered by the same source as <math>V_{CC\_AUX}</math> for Cyclone V SX C5, C6, D5, and D6 devices. Updated in the following tables:               <ul style="list-style-type: none"> <li>– Absolute Maximum Ratings for Cyclone V Devices</li> <li>– HPS Power Supply Operating Conditions for Cyclone V SE, SX, and ST Devices</li> </ul> </li> <li>• Added statement in I/O Standard Specifications: You must perform timing closure analysis at the achievable frequency for general purpose I/O standards.</li> <li>• Updated the conditions for transceiver reference clock rise time and fall time: Measure at <math>f_{VCO}</math>. Added a note to the conditions: REFCLK performance requires to meet transmitter REFCLK performance.</li> <li>• Updated <math>f_{VCO}</math> maximum value from 1400 MHz to 1600 MHz for –C7 and –I7 speed grades.</li> <li>• Updated the description in Periphery Performance Specifications to mention that proper timing analysis is required for design.</li> </ul>



Date	Version	Changes
		<ul style="list-style-type: none"> <li>• Added the following notes in the High-Speed I/O Specifications for Cyclone V Devices table:               <ul style="list-style-type: none"> <li>— The Cyclone V devices support true RSDS output standard with data rates of up to 230 Mb/s for output buffer types on all I/O banks.</li> <li>— The Cyclone V devices support true mini-LVDS output standard with data rates of up to 230 Mb/s for output buffer types on all I/O banks.</li> </ul> </li> <li>• Updated HPS Clock Performance main_base_clk specifications from 462 MHz to 400 MHz for all speed grades.</li> <li>• Updated HPS PLL VCO maximum frequency to 1,600 MHz (for -C7, -I7, -A7, and -C8 speed grades).</li> <li>• Changed the symbol for HPS PLL input jitter divide value from NR to N.</li> <li>• Removed "Slave select pulse width (Texas Instruments SSP mode)" parameter from the following sections:               <ul style="list-style-type: none"> <li>— SPI Master Timing Requirements for Cyclone V Devices</li> <li>— SPI Slave Timing Requirements for Cyclone V Devices</li> </ul> </li> <li>• Added descriptions to USB Timing Characteristics section in HPS Specifications: PHYs that do not function properly with the USB controller due to a timing issue. It is recommended that design use a USB3300 PHY device that has been proven to be successful on the development board.</li> <li>• Added HPS JTAG timing specifications.</li> <li>• Updated the configuration .rbf size (bits) for Cyclone V devices.</li> <li>• Added a note to Uncompressed .rbf Sizes for Cyclone V Devices table: The recommended EPCQ device sizes for Cyclone V devices are able to store more than one image.</li> </ul>
July 2014	3.9	<ul style="list-style-type: none"> <li>• Added a note in Table 3, Table 4, and Table 5: The power supply value describes the budgeted power supply tolerance and does not include the dynamic tolerance requirements. Refer to the Power Supply section for the dynamic tolerance requirements.</li> <li>• Added a note in Table 19: Differential inputs are powered by V<sub>CCPD</sub> which requires 2.5 V.</li> <li>• Updated "Minimum differential eye opening at the receiver serial input pins" specification in Table 19.</li> <li>• Updated h2f_user2_clk specification for -C6, -C7, and -I7 speed grades in Table 34.</li> <li>• Updated description in "HPS PLL Specifications" section.</li> <li>• Updated VCO range maximum specification in Table 35.</li> <li>• Updated T<sub>d</sub> and T<sub>h</sub> specifications in Table 41.</li> <li>• Added T<sub>h</sub> specification in Table 43 and Figure 10.</li> <li>• Updated a note in Figure 17, Figure 18, and Figure 20 as follows: Do not leave DCLK floating or unconnected after configuration is complete. It can toggle high or low if required.</li> <li>• Removed "Remote update only in AS mode" specification in Table 54.</li> <li>• Added DCLK device initialization clock source specification in Table 56.</li> <li>• Added description in "Configuration Files" section: The IOCSR .rbf size is specifically for the Configuration Variable Partition (CvP) feature.</li> <li>• Added "Recommended EPCQ Serial Configuration Device" values in Table 57.</li> <li>• Removed f<sub>MAX_RU_CLK</sub> specification in Table 59.</li> </ul>

Date	Version	Changes
February 2014	3.8	<ul style="list-style-type: none"> <li>Updated <math>V_{CCRSTCLK\_HPS}</math> maximum specification in Table 1.</li> <li>Added <math>V_{CC\_AUX\_SHARED}</math> specification in Table 1.</li> </ul>
December 2013	3.7	<ul style="list-style-type: none"> <li>Updated Table 1, Table 3, Table 19, Table 20, Table 23, Table 25, Table 27, Table 34, Table 55, and Table 61.</li> <li>Removed Preliminary tags for Table 1, Table 2, Table 3, Table 4, Table 5, Table 6, Table 7, Table 14, Table 15, Table 16, Table 17, Table 18, Table 19, Table 20, Table 24, Table 25, Table 26, Table 33, Table 49, Table 50, Table 51, Table 52, Table 53, Table 54, Table 55, Table 57, and Table 62.</li> </ul>
November 2013	3.6	Updated Table 23, Table 30, and Table 31.
October 2013	3.5	<ul style="list-style-type: none"> <li>Added "HPS PLL Specifications".</li> <li>Added Table 23, Table 35, and Table 36.</li> <li>Updated Table 1, Table 5, Table 11, Table 19, Table 20, Table 21, Table 22, Table 25, Table 38, Table 39, Table 40, Table 41, Table 42, Table 43, Table 44, Table 45, Table 46, Table 47, Table 48, Table 49, Table 50, Table 51, Table 52, Table 53, Table 54, Table 55, Table 57, and Table 61.</li> <li>Updated Figure 1, Figure 2, Figure 4, Figure 10, Figure 12, Figure 13, and Figure 16.</li> <li>Removed table: GPIO Pulse Width for Cyclone V Devices.</li> </ul>
June 2013	3.4	<ul style="list-style-type: none"> <li>Updated Table 20, Table 27, and Table 34.</li> <li>Updated "UART Interface" and "CAN Interface" sections.</li> <li>Removed the following tables: <ul style="list-style-type: none"> <li>Table 45: UART Baud Rate for Cyclone V Devices</li> <li>Table 47: CAN Pulse Width for Cyclone V Devices</li> </ul> </li> </ul>
May 2013	3.3	<ul style="list-style-type: none"> <li>Added Table 33.</li> <li>Updated Figure 5, Figure 6, Figure 17, Figure 19, and Figure 20.</li> <li>Updated Table 1, Table 4, Table 5, Table 10, Table 13, Table 19, Table 20, Table 26, Table 33, Table 49, Table 50, Table 51, Table 52, Table 53, Table 54, Table 57, and Table 61.</li> </ul>
March 2013	3.2	<ul style="list-style-type: none"> <li>Added HPS reset information in the "HPS Specifications" section.</li> <li>Added Table 57.</li> <li>Updated Table 1, Table 2, Table 17, Table 20, Table 52, and Table 56.</li> <li>Updated Figure 18.</li> </ul>
January 2013	3.1	Updated Table 4, Table 20, and Table 56.

Date	Version	Changes
November 2012	3.0	<ul style="list-style-type: none"> <li>• Updated Table 1, Table 4, Table 5, Table 9, Table 14, Table 16, Table 17, Table 19, Table 20, Table 55, Table 56, and Table 59.</li> <li>• Removed table: Transceiver Block Jitter Specifications for Cyclone V GX Devices.</li> <li>• Added HPS information:               <ul style="list-style-type: none"> <li>— Added "HPS Specifications" section.</li> <li>— Added Table 33, Table 34, Table 35, Table 36, Table 37, Table 38, Table 39, Table 40, Table 44, Table 45, and Table 46.</li> <li>— Added Figure 4, Figure 5, Figure 6, Figure 7, Figure 8, Figure 9, Figure 10, Figure 11, Figure 15, and Figure 16.</li> <li>— Updated Table 3.</li> </ul> </li> </ul>
June 2012	2.0	<p>Updated for the Quartus Prime software v12.0 release:</p> <ul style="list-style-type: none"> <li>• Restructured document.</li> <li>• Removed "Power Consumption" section.</li> <li>• Updated Table 1, Table 3, Table 19, Table 20, Table 25, Table 27, Table 28, Table 30, Table 33, Table 38, Table 39, Table 41, Table 43, and Table 46.</li> <li>• Added Table 22, Table 23, and Table 29.</li> <li>• Added Figure 1 and Figure 2.</li> <li>• Added "Initialization" and "Configuration Files" sections.</li> </ul>
February 2012	1.2	<ul style="list-style-type: none"> <li>• Added automotive speed grade information.</li> <li>• Added Figure 2-1.</li> <li>• Updated Table 2-3, Table 2-8, Table 2-9, Table 2-19, Table 2-20, Table 2-21, Table 2-22, Table 2-25, Table 2-26, Table 2-27, Table 2-28, Table 2-30, Table 2-35, and Table 2-43.</li> <li>• Minor text edits.</li> </ul>
November 2011	1.1	<ul style="list-style-type: none"> <li>• Added Table 2-5.</li> <li>• Updated Table 2-3, Table 2-4, Table 2-11, Table 2-13, Table 2-20, and Table 2-21.</li> </ul>
October 2011	1.0	Initial release.

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

## Intel:

[5CSEBA5U19A7N](#) [5CSEBA5U19C6N](#) [5CSEBA5U19C7N](#) [5CSEBA5U19C7SN](#) [5CSEBA5U19C8N](#)  
[5CSEBA5U19C8SN](#) [5CSEBA5U19I7N](#) [5CSEBA5U19I7SN](#) [5CSEBA5U23A7N](#) [5CSEBA5U23C6N](#) [5CSEBA5U23C7N](#)  
[5CSEBA5U23C7SN](#) [5CSEBA5U23C8N](#) [5CSEBA5U23C8SN](#) [5CSEBA5U23I7N](#) [5CSEBA5U23I7SN](#)  
[5CSEBA6U19A7N](#) [5CSEBA6U19C6N](#) [5CSEBA6U19C7N](#) [5CSEBA6U19C7SN](#) [5CSEBA6U19C8N](#)  
[5CSEBA6U19C8NES](#) [5CSEBA6U19C8SN](#) [5CSEBA6U19I7N](#) [5CSEBA6U19I7SN](#) [5CSEBA6U23A7N](#)  
[5CSEBA6U23C6N](#) [5CSEBA6U23C7N](#) [5CSEBA6U23C7SN](#) [5CSEBA6U23C8N](#) [5CSEBA6U23C8SN](#)  
[5CSEBA6U23I7N](#) [5CSEBA6U23I7SN](#) [5CSEMA5F31A7N](#) [5CSEMA5F31C6N](#) [5CSEMA5F31C7N](#) [5CSEMA5F31C8N](#)  
[5CSEMA5F31I7N](#) [5CSEMA5U23A7N](#) [5CSEMA5U23C6N](#) [5CSEMA5U23C7N](#) [5CSEMA5U23C8N](#) [5CSEMA5U23I7N](#)  
[5CSEMA6F31A7N](#) [5CSEMA6F31C6N](#) [5CSEMA6F31C7N](#) [5CSEMA6F31C8N](#) [5CSEMA6F31I7N](#) [5CSEMA6U23A7N](#)  
[5CSEMA6U23C6N](#) [5CSEMA6U23C7N](#) [5CSEMA6U23C8N](#) [5CSEMA6U23I7N](#) [5CSTFD5D5F31I7N](#)  
[5CSTFD6D5F31I7N](#) [5CSXFC5C6U23A7N](#) [5CSXFC5C6U23C6N](#) [5CSXFC5C6U23C7N](#) [5CSXFC5C6U23C8N](#)  
[5CSXFC5C6U23I7N](#) [5CSXFC5D6F31C6N](#) [5CSXFC5D6F31C7N](#) [5CSXFC5D6F31C8N](#) [5CSXFC5D6F31I7N](#)  
[5CSXFC6C6U23A7N](#) [5CSXFC6C6U23C6N](#) [5CSXFC6C6U23C7N](#) [5CSXFC6C6U23C8N](#) [5CSXFC6C6U23I7N](#)  
[5CSXFC6D6F31C6N](#) [5CSXFC6D6F31C7N](#) [5CSXFC6D6F31C8N](#) [5CSXFC6D6F31I7N](#) [5CSEMA2U23C8N](#)  
[5CSEBA4U23C6N](#) [5CSEBA2U19A7N](#) [5CSEBA5U23I7](#) [5CSEBA2U23C8SN](#) [5CSEBA2U23C6N](#) [5CSEMA2U23I7N](#)  
[5CSEBA4U23A7N](#) [5CSEBA2U19I7N](#) [5CSEMA4U23C6N](#) [5CSEBA2U19C8SN](#) [5CSEBA2U23I7SN](#)  
[5CSEMA2U23C6N](#) [5CSEBA2U23I7N](#) [5CSEBA4U23C8N](#) [5CSEBA4U19I7SN](#) [5CSEBA4U23C7N](#) [5CSEMA2U23C7N](#)  
[5CSEBA2U19I7SN](#) [5CSEBA2U19C7N](#) [5CSEBA2U23C8N](#) [5CSEBA4U19A7N](#) [5CSEBA4U23I7SN](#)  
[5CSEBA2U19C6N](#) [5CSEBA4U19C7N](#) [5CSEBA4U19C6N](#) [5CSEMA4U23C7N](#)