Kaimeite Electronic (HK) Co., Limited
First choice One-Stop Mixed Distributor for World-Class manufacturer Email: info@kaimte.com Website: www.kaimte.com

Click to view price, real time Inventory, Delivery & Lifecycle Information;

TS3USB3031RMGR

Texas instruments

USB Switch ICs Dual USB 2.0 Hi-Spd 480Mbps

Any questions, please feel free to contact us. info@kaimte.com













TS3USB3031

SCDS348C-SEPTEMBER 2013-REVISED MARCH 2017

TS3USB3031 2-Channel, 1:3, USB 2.0 High-Speed (480 Mbps) and Mobile High-Definition Link (MHL) or Mobility Display Port (MyDP) Switch

1 Features

V_{CC} Range: 2.5 V to 4.3 V

 Mobile High-definition Link (MHL) or Mobility Display Port (MyDP) Switch:

Bandwidth (–3 dB): 6.5 GHz

- R_{ON} (Typical): 5.5 Ω

- C_{ON} (Typical): 1.3 pF

USB Switches (2 Sets):

- Bandwidth (-3 dB): 6.5 GHz

– R_{ON} (Typical): 4.5 Ω

C_{ON} (Typical): 1 pF

Current Consumption: 28 µA (Typical)

Special Features:

 I_{OFF} Protection Prevents Current Leakage in Powered-Down State (V_{CC} = 0 V)

1.8-V Compatible Control Inputs (SEL)

 Overvoltage Tolerance (OVT) on All I/O Pins up to 5.5 V Without External Components

ESD Performance:

2-kV Human-Body Model (A114B, Class II)

1-kV Charged-Device Model (C101)

Package:

12-Pin VQFN Package (1.8-mm x 1.8-mm, 0.5-mm Pitch)

2 Applications

- Smart Phones, Tablets, Mobile Phones
- Portable Instrumentation
- Digital Cameras USB 2.0 MHL

3 Description

The TS3USB3031 device is a 2-channel, 1:3 multiplexer that includes a high-speed Mobile High-Definition Link (MHL), Mobility Display Port (MyDP) switch, and USB 2.0 High-Speed (480 Mbps) switches in the same package. These configurations allow the system designer to save board space and eliminate multiple connectors buy using a common USB or Mico-USB connector for MHL/MyDP signals and two sets of USB data. The MHL/MyDP path supports the latest MHL Rev. 3.0 specification.

The TS3USB3031 has a V_{CC} range of 2.5 V to 4.3 V and supports overvoltage tolerance (OVT) feature, which allows the I/O pins to withstand overvoltage conditions (up to 5.5 V). The power-off protection feature forces all I/O pins to be in high impedance mode when power is not present, allowing full isolation of the signals lines under such condition without excessive leakage current. The select pins of TS3USB3031 are compatible with 1.8-V control voltage, allowing them to be directly interfaced with the General Purpose I/O (GPIO) from a mobile processor with out needing additional voltage level shifting circuitry.


The TS3USB3031 comes with a small 12-pin VQFN package with only 1.8 mm \times 1.8 mm in size, which makes it a perfect candidate to be used in mobile applications.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TS3USB3031	VQFN (12)	1.80 mm × 1.80 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Switch Diagram



Copyright © 2016, Texas Instruments Incorporated



Га	h	e	of	Co	nte	nts

1	Features 1		8.3 Feature Description	. 10
2	Applications 1		8.4 Device Functional Modes	. 10
3	Description 1	9	Application and Implementation	. 11
4	Revision History2		9.1 Application Information	. 11
5	Pin Configuration and Functions3		9.2 Typical Application	. 11
6	Specifications	10	Power Supply Recommendations	. 15
•	6.1 Absolute Maximum Ratings	11	Layout	15
	6.2 ESD Ratings		11.1 Layout Guidelines	. 15
	6.3 Recommended Operating Conditions		11.2 Layout Example	. 16
	6.4 Thermal Information	12	Device and Documentation Support	. 17
	6.5 Electrical Characteristics 5		12.1 Documentation Support	. 17
	6.6 Dynamic Characteristics 5		12.2 Receiving Notification of Documentation Updates	s 17
	6.7 Typical Characteristics 6		12.3 Community Resources	. 17
7	Parameter Measurement Information 7		12.4 Trademarks	. 17
8	Detailed Description 10		12.5 Electrostatic Discharge Caution	. 17
	8.1 Overview		12.6 Glossary	. 17
	8.2 Functional Block Diagram		Mechanical, Packaging, and Orderable Information	. 17

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Ci	nanges from Revision B (December 2016) to Revision C	Page
•	Changed Feature From: 1.8-V Compatible Control Inputs (SEL, OE) To: 1.8-V Compatible Control Inputs (SEL)	1
•	Changed second pin D+ To: D- in the Switch Diagram	1
•	Changed DIGITAL CONTROL INPUTS (SEL, OE) To: DIGITAL CONTROL INPUTS (SEL) in the <i>Electrical Characteristics</i> table	5
•	Changed second pin D+ To: D- in the Functional Block Diagram	10
•	Deleted sentence: "The internal pulldown resistor on OE enables the switch when power is applied to VCC" from	10
	the Design Requirements section	12
Cł	nanges from Revision A (September 2013) to Revision B	
Ch		Page
<u>Cr</u>	Added Applications list, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation	Page


Product Folder Links: TS3USB3031

Submit Documentation Feedback

Copyright © 2013–2017, Texas Instruments Incorporated



5 Pin Configuration and Functions



Pin Functions

	PIN	TYPE ⁽¹⁾	DESCRIPTION
NO.	NAME	ITPE	DESCRIPTION
1	SEL0	I	Digital control Input
2	SEL1	I	Digital control Input
3	USB1+	I/O	Differential signal path 1
4	USB1-	I/O	Differential signal path 1
5	USB2+	I/O	Differential signal path 2
6	USB2-	I/O	Differential signal path 2
7	MHL+	I/O	Differential signal path 3
8	MHL-	I/O	Differential signal path 3
9	GND	G	Ground
10	D-	I/O	Common Differential signal path
11	D+	I/O	Common Differential signal path
12	VCC	Р	Power Supply

⁽¹⁾ G = Ground, I = Input, O = Output, P = Power

Copyright © 2013–2017, Texas Instruments Incorporated

Submit Documentation Feedback



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)(2)

		MIN	MAX	UNIT
V _{CC}	Supply voltage ⁽³⁾	-0.3	5.5	V
V _{I/O}	Input/Output DC voltage (3)	-0.3	5.5	V
I _K	Input/Output port diode current (VI/O < 0)	-50		mA
VI	Digital input voltage (SEL0, SEL1)	-0.3	5.5	
I _{IK}	Digital logic input clamp current (VI < 0) ⁽³⁾	-50		mA
I _{I/O}	Continuous switch DC output current (USB and MHL)		60	mA
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V	
	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±2000 V may actually have higher performance.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.5	4.3	V
V _{I/O (USB)} , V _{I/O (MHL)}	Analog voltage	0	3.6	V
VI	Digital input voltage (SEL0, SEL1)	0	V_{CC}	V
T _{RAMP (VCC)}	Power supply ramp time requirement (VCC)	100	1000	μs/V
I _{I/O, PEAK}	Peak switch DC output current (1-ms duration pulse at <10% duty cycle)		150	mA
T _A	Operating free-air temperature	-40	85	°C

6.4 Thermal Information

		TS3USB3031	
	THERMAL METRIC ⁽¹⁾	RMG (VQFN)	UNIT
		12 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	160.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	95.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	91.2	°C/W
ΨJT	Junction-to-top characterization parameter	7.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	91.2	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽³⁾ All voltages are with respect to ground, unless otherwise specified.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±1000 V may actually have higher performance.



6.5 Electrical Characteristics

 $T_A = -40$ °C to 85 °C, typical values are at $V_{CC} = 3.3$ V and $T_A = 25$ °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
MHL SWITC	СН					
R _{ON}	ON-state resistance	$V_{CC} = 2.5 \text{ V}, V_{I/O} = 1.5 \text{V}, I_{ON} = -8 \text{ mA (see Figure 9)}$		5.5	7	Ω
ΔR_{ON}	ON-state resistance match between + and – paths	$V_{CC} = 2.5 \text{ V}, V_{I/O} = 1.5 \text{ V}, I_{ON} = -8 \text{ mA}$		0.1		Ω
R _{ON (FLAT)}	ON-state resistance flatness	$V_{CC} = 2.5 \text{ V}, V_{I/O} = 1.5 \text{ V} \text{ to } 3.3 \text{ V}, I_{ON} = -8 \text{ mA}$		1		Ω
l _{OZ}	OFF leakage current	V_{CC} = 4.3 V, Switch OFF, $V_{MHL+/MHL-}$ = 1.5 V to 3.3 V, $V_{D+/D-}$ 0 V (see Figure 10)	-2		2	μA
I _{OFF}	Power-off leakage current	V_{CC} = 0 V, Power off, $V_{MHL+/MHL-}$ = 1.5 V to 3.3 V, $V_{D+/D-}$ NC	-10		10	μA
I _{ON}	ON leakage current	V_{CC} = 4.3 V, Switch ON, $V_{MHL+/MHL-}$ = 1.5 V to 3.3 V, $V_{D+/D-}$ NC	-2		2	μA
USB SWITC	CH (USB1 and USB2)		•			•
R _{ON}	ON-state resistance	$V_{CC} = 2.5 \text{ V}, V_{I/O} = 0.4 \text{ V}, I_{ON} = -8 \text{ mA (see Figure 9)}$		4.5	6	Ω
ΔR_{ON}	ON-state resistance match between + and – paths	$V_{CC} = 2.5 \text{ V}, V_{I/O} = 0.4 \text{ V}, I_{ON} = -8 \text{ mA}$		0.1		Ω
R _{ON (FLAT)}	ON-state resistance flatness	$V_{CC} = 2.5 \text{ V}, V_{I/O} = 0 \text{ V} \text{ to } 0.4 \text{ V}, I_{ON} = -8 \text{ mA}$		1		Ω
l _{OZ}	OFF leakage current	V_{CC} = 4.3 V, Switch OFF, $V_{USB+/USB-}$ = 0 V to 0.4 V, $V_{D+/D-}$ = 0 V (see Figure 10)	-2		2	μA
I _{OFF}	Power-off leakage current	$V_{CC} = 0$ V, Switch ON or OFF, $V_{USB+/USB-} = 0$ V to 0.4 V, $V_{D+/D-} = NC$	-10		10	μA
I _{ON}	ON leakage current	V_{CC} = 4.3 V, Switch ON, $V_{USB+/USB-}$ = 0 V to 0.4 V, $V_{D+/D-}$ NC	-2		2	μΑ
DIGITAL CO	ONTROL INPUTS (SEL)					
V_{IH}	Input logic high	V _{CC} = 2.5 V to 4.3 V	1.3			V
V _{IL}	Input logic low	V _{CC} = 2.5 V to 4.3 V			0.6	V
I _{IN}	Input leakage current	V_{CC} = 4.3 V, $V_{I/O}$ = 0 V to 3.6 V, V_{IN} = 0 V to 4.3 V	-10		10	μΑ

6.6 Dynamic Characteristics

 $T_A = -40$ °C to 85 °C, Typical values are at $V_{CC} = 3.3$ V, $T_A = 25$ °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{pd}	Propagation delay	$R_L = 50~\Omega,~CL = 5~pF,~V_{CC} = 2.5~V~to~4.3~V,~V_{I/O(USB)} = 0.4~V,~V_{I/O(MHL)} = 3.3~V$		50		ps
t _{switch}	Switching time between USB/MHL channels in active modes	$\begin{array}{l} R_L = 50~\Omega,~CL = 5~pF,~V_{CC} = 2.5~V~to~4.3~V,\\ V_{I/O(USB)} = 0.4~V,~V_{I/O(MHL)} = 3.3~V \end{array}$			400	ns
t _{ON}	Switch turnon time (from disabled to active mode)	R_L = 50 Ω, CL = 5 pF, V_{CC} = 2.5 V to 4.3 V, $V_{I/O(USB)}$ = 0.4 V, $V_{I/O(MHL)}$ = 3.3 V			100	μs
t _{OFF}	Switch turnoff time (from active to disabled mode)	$R_L = 50 \ \Omega$, $CL = 5 \ pF$, $V_{CC} = 2.5 \ V$ to 4.3 V, $V_{I/O(USB)} = 0.4 \ V$, $V_{I/O(MHL)} = 3.3 \ V$			100	μs
C _{ON(MHL)}	MHL path, ON capacitance	$V_{CC} = 3.3 \text{ V}, V_{I/O} = 0 \text{ V or } 3.3 \text{ V}, f = 240 \text{ MHz}, \text{ Switch ON}$		1.3		pF
C _{ON(USB)}	USB1 and USB2 paths, ON capacitance	V_{CC} = 3.3 V, $V_{I/O}$ = 0 V or 3.3 V, f = 240 MHz, Switch ON		1		pF
C _{OFF(MHL)}	MHL path, OFF capacitance	V_{CC} = 3.3 V, $V_{I/O}$ = 0 V or 3.3 V, f = 240 MHz, Switch OFF		1		рF
C _{OFF(USB)}	USB1 and USB2 paths, OFF capacitance	V_{CC} = 3.3 V, $V_{I/O}$ = 0 V or 3.3 V, f = 240 MHz, Switch OFF		0.8		pF
C _I	Digital input capacitance	$V_{CC} = 3.3 \text{ V}, V_{I} = 0 \text{ V or } 2 \text{ V}$		2.2		pF
O _{ISO (MHL)}	MHL path, OFF isolation	V_S = -10 dBm, V_{DC_BIAS} = 2.4 V, RT = 50 Ω , f = 240 MHz (see Figure 11), Switch OFF		-38		dB
O _{ISO (USB)}	USB path, OFF isolation	$\rm V_S = -10$ dBm, $\rm V_{DC_BIAS} = 0.2~V~RT = 50~\Omega,~f = 240~MHz$ (see Figure 11), Switch OFF		-38		dB
X _{TALK (MHL)}	MHL channel crosstalk	V_S = -10 dBm, V_{DC_BIAS} = 2.4 V, RT = 50 Ω , f = 240 MHz (see Figure 12), Switch ON		-41		dB




Dynamic Characteristics (continued)

 $T_A = -40$ °C to 85°C, Typical values are at $V_{CC} = 3.3$ V, $T_A = 25$ °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
X _{TALK} (USB)	USB channel crosstalk	V_S = -10 dBm, V_{DC_BIAS} = 0.2 V, RT = 50 Ω , f = 240 MHz (see Figure 12), Switch ON		-38		dB
BW _(MHL)	MHL path, -3-dB bandwidth	V_{CC} = 2.5 V to 4.3 V, R_L = 50 Ω (see Figure 13), Switch ON		6.5		GHz
BW _(USB)	USB path, -3-dB bandwidth	V_{CC} = 2.5 V to 4.3 V, R_L = 50 Ω (See Figure 13), Switch ON		6.5		GHz
SUPPLY						
V_{CC}	Power supply voltage		2.5		4.3	V
I _{CC}	Positive supply current	V_{CC} = 4.3 V, V_{IN} = V_{CC} or GND, $V_{I/O}$ = 0 V, Switch ON or OFF		28	40	μA

6.7 Typical Characteristics




Product Folder Links: TS3USB3031

Submit Documentation Feedback


Copyright © 2013–2017, Texas Instruments Incorporated



Typical Characteristics (continued)



7 Parameter Measurement Information



Copyright © 2016, Texas Instruments Incorporated

Figure 9. ON-State Resistance (R_{ON})


Copyright © 2013–2017, Texas Instruments Incorporated

Submit Documentation Feedback

7




Parameter Measurement Information (continued)



Copyright © 2016, Texas Instruments Incorporated

Figure 10. OFF Leakage Current (I_{OZ})




Copyright © 2016, Texas Instruments Incorporated

Figure 11. Differential Off-Isolation (O_{ISO})

Submit Documentation Feedback




Parameter Measurement Information (continued)



Copyright © 2016, Texas Instruments Incorporated

Figure 12. Crosstalk (Xtalk)



Copyright © 2016, Texas Instruments Incorporated

Figure 13. Differential Bandwidth (BW)




8 Detailed Description

8.1 Overview

The TS3USB3031 device is a 2-channel, 1:3 multiplexer that includes a high-speed Mobile High-Definition Link (MHL) or Mobility Display Port (MyDP) switch and USB 2.0 High-Speed (480 Mbps) switches in the same package. This device is used in many high-speed differential 1:3 mux applications.

8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

8.3 Feature Description

8.3.1 I_{OFF} Protection

 I_{OFF} protection precents current leakage through the device when $V_{cc} = 0$ V This allows signals to be present on the D± and USB/MHL± pins before the device is powered up without damaging the device or system.

8.3.2 1.8-V Compatible Logic

The TS3USB3031 device supports 1.8-V logic irrespective to the supply voltage applied to the IC.

8.3.3 Overvoltage Tolerant (OVT)

The D± and USB/MHL± pins of the device can support signals up to 5.5 V without damaging the device. This protects the TS3USB3031 in case the VBUS pin of the USB connector is shorted to the signal path without additional components added.

8.4 Device Functional Modes

Table 1 lists the functional modes of the TS3USB3031.

Table 1. Function Table

SEL1	SEL0	SWITCH STATUS
Low	Low	D+/D- connected to USB1+/USB1-
Low	High	D+/D- connected to USB2+/USB2-
High	Low	D+/D- connected to MHL+/MHL-
High	High	USB and MHL switches in High-Z



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TS3USB3031 is a passive, bidirectional, 2-channel 1:3 switch which makes it versatile to be used in many high speed 1:3 switching applications. This device was designed originally for USB 2.0 and Mobile High-Definition Link applications but can be used for general signal switching applications such as I²C, UART, LVDS, and so forth.

9.2 Typical Application

Figure 14 represents a typical application of the TS3USB3031 MHL switch. The TS3USB3031 is used to switch signals between the 2 sets of USB paths, which go to either the baseband or application processor, and the MHL path, which goes to the HDMI to MHL bridge. The TS3USB3031 has internal $6\text{-}M\Omega$ pulldown resistors on SEL0 and SEL1. The pulldown on SEL0 and SEL1 ensure the USB1 channel is selected by default. The TS5A3157 is a separate SPDT switch that is used to switch between MHL's CBUS and the USB ID line that is required for USB OTG (USB On-The-Go) application.




Figure 14. Typical TS3USB3031 Application

Product Folder Links: TS3USB3031

Submit Documentation Feedback



Typical Application (continued)

9.2.1 Design Requirements

Design requirements of the MHL and USB 1.0,1.1, and 2.0 standards must be followed.

The TS3USB3031 has internal 6-M Ω pulldown resistors on SEL0 and SEL1 so no external resistors are required on the logic pins. The pulldown on SEL0 and SEL1 ensure the USB1 channel is selected by default.

The TS5A3157 is a separate SPDT switch that is used to switch between the CBUS of the MHL and the USB ID line that is required for USB OTG (USB On-The-Go) application.


9.2.2 Detailed Design Procedure

The TS3USB3031 can be properly operated without any external components. However, TI recommends that unused signal I/O pins must be connected to ground through a 50-Ω resistor to prevent signal reflections back into the device.

Product Folder Links: TS3USB3031

9.2.3 Application Curves

9.2.3.1 MHL Eye Pattern






Figure 16. Time Interval Error Histogram: 2.25 Gbps With No Device




Figure 17. Eye Pattern Error Histogram: 2.25 Gbps With TS3USB3031 (Added Jitter = 5.04 ps)




Figure 18. Time Interval Error Histogram: 2.25 Gbps With TS3USB3031 (Added Jitter = 5.04 ps)

Submit Documentation Feedback

Copyright © 2013–2017, Texas Instruments Incorporated



Typical Application (continued)




Figure 19. Eye Pattern Error Histogram: 3.0 Gbps With No Device




Figure 20. Time Interval Error Histogram: 3.0 Gbps
With No Device




Figure 21. Eye Pattern Error Histogram: 3.0 Gbps With TS3USB3031 (Added Jitter = 2.57 ps)




Figure 22. Time Interval Error Histogram: 3.0 Gbps With TS3USB3031 (Added Jitter = 2.57 ps)




Figure 23. Eye Pattern Error Histogram: 4.5 Gbps
With No Device




Figure 24. Time Interval Error Histogram: 4.5 Gbps
With No Device


Copyright © 2013–2017, Texas Instruments Incorporated

Submit Documentation Feedback


13



Typical Application (continued)



9.2.3.2 USB EYE Pattern





10 Power Supply Recommendations

Power to the device is supplied through the V_{CC} pin. TI recommends placing a bypass capacitor as close as possible to the supply pin V_{CC} to help smooth out lower frequency noise to provide better load regulation across the frequency spectrum.

This device does not require any power sequencing with respect to other devices in the system due to its power off isolation feature which allows signals to be present on the signal path pins before the device is powered up without damaging the device.

11 Layout

11.1 Layout Guidelines

Place supply bypass capacitors as close to V_{CC} pin as possible and avoid placing the bypass caps near the D+ and D- traces.

The high-speed D+ and D- traces must always be of equal length and must be no more than 4 inches; otherwise, the eye diagram performance may be degraded. A high-speed USB connection is made through a shielded, twisted pair cable with a differential characteristic impedance. In layout, the impedance of D+ and D- traces must match the cable characteristic differential impedance for optimal performance.

Route the high-speed USB signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the transmission line of the signal and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points on twisted pair lines; through-hole pins are not recommended.

When it becomes necessary to turn 90°, use two 45° turns or an arc instead of making a single 90° turn. This reduces reflections on the signal traces by minimizing impedance discontinuities.

Do not route USB traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices, or IC's that use or duplicate clock signals.

Avoid stubs on the high-speed USB signals because they cause signal reflections. If a stub is unavoidable, then the stub must be less than 200 mm.

Route all high-speed USB signal traces over continuous GND planes, with no interruptions.

Avoid crossing over anti-etch, commonly found with plane splits.

Due to high frequencies associated with the USB, a printed-circuit board with at least four layers is recommended: two signal layers separated by a ground layer and a power layer. The majority of signal traces must run on a single layer, preferably top layer. Immediately next to this layer must be the GND plane, which is solid with no cuts. Avoid running signal traces across a split in the ground or power plane. When running across split planes is unavoidable, sufficient decoupling must be used. Minimizing the number of signal vias reduces EMI by reducing inductance at high frequencies. For more information on layout guidelines, see *High Speed Layout Guidelines* (SCAA082) and *USB 2.0 Board Design and Layout Guidelines* (SPRAAR7).

11.2 Layout Example




Figure 29. Layout Recommendation

Submit Documentation Feedback



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

- High Speed Layout Guidelines (SCAA082)
- USB 2.0 Board Design and Layout Guidelines (SPRAAR7)

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2013–2017, Texas Instruments Incorporated

Product Folder Links: TS3USB3031



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp (3)	
							(6)		
TS3USB3031RMGR	ACTIVE	WQFN	RMG	12	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including to do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in spreference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000pp flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a lift of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/files if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis of TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer of

Addendum-Page 1

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Jun-2019


TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity AO Cavity

	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3USB3031RMGR	WQFN	RMG	12	3000	180.0	8.4	2.05	2.05	1.0	4.0	8.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Jun-2019




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3USB3031RMGR	WQFN	RMG	12	3000	182.0	182.0	20.0



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated